| 型号 | 下载 订购 | 功能描述 | 制造商 上传企业 | LOGO |
|---|---|---|---|---|
T1/E1 System Synchronizer Description The MT9043 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. Features • Supports AT&T TR62411 and Bellcore GR-1244-CORE, Stratum 4 Enhanced and Stratu 文件:453.05 Kbytes 页数:29 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
T1/E1 System Synchronizer Description The MT9043 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. Features • Supports AT&T TR62411 and Bellcore GR-1244-CORE, Stratum 4 Enhanced and Stratu 文件:453.05 Kbytes 页数:29 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
T1/E1/OC3 System Synchronizer Description The MT9044 T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/0C3 links. Features • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratu 文件:120.69 Kbytes 页数:30 Pages | MITEL | MITEL | ||
T1/E1/OC3 System Synchronizer Description The MT9044 T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/0C3 links. Features • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratu 文件:120.69 Kbytes 页数:30 Pages | MITEL | MITEL | ||
T1/E1/OC3 System Synchronizer Description The MT9044 T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/0C3 links. Features • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratu 文件:120.69 Kbytes 页数:30 Pages | MITEL | MITEL | ||
T1/E1/OC3 System Synchronizer Description The MT9045 T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/OC3 links. The MT9045 generates ST-BUS clock and framing signals that are 文件:495.37 Kbytes 页数:34 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
T1/E1/OC3 System Synchronizer Description The MT9045 T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/OC3 links. The MT9045 generates ST-BUS clock and framing signals that are 文件:495.37 Kbytes 页数:34 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
T1/E1 System Synchronizer with Holdover Description The MT9046 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The device has reference switching and frequency holdover capabilities to help maintain connect 文件:508.51 Kbytes 页数:34 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
T1/E1 System Synchronizer with Holdover Description The MT9046 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The device has reference switching and frequency holdover capabilities to help maintain connect 文件:508.51 Kbytes 页数:34 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
Multi-Channel ATM AAL1 SAR Description The MT90500 Multi-Channel AAL1 SAR is a highly integrated solution which allows systems based on a telecom bus to be interfaced to ATM networks using ATM Adaptation Layer 1 (AAL1), ATM Adaptation Layer 5 (AAL5) and ATM Adaptation Layer 0 (AAL0). The MT90500 can be connected directly t 文件:514.21 Kbytes 页数:159 Pages | MITEL | MITEL |
技术参数
- DPLLs or Paths:
1
- DPLL Bandwidth (Hz):
1.9
- Inputs:
2
- Diff Outputs:
0
- CMOS Outputs:
6
- Low-Jitter Synthesizers:
0
- General Purpose Synthsizers:
0
- Typical Jitter (12kHz-20MHz) fs RMS:
Stratum 3
- Diff InputFreq Range:
1.544 MHz
- Output Freq Range:
16.384 MHz
- NV Memory:
N/A
- NCO ppb:
N/A
- Align:
3
- Packages:
Please call for package information
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
Altech Corp. |
2022+ |
103 |
全新原装 货期两周 |
询价 | |||
MT |
36118 |
SOP-8 |
2015 |
专业代理MOS管,型号齐全,公司优势产品 |
询价 | ||
MICRO |
25+ |
SMD |
326 |
就找我吧!--邀您体验愉快问购元件! |
询价 | ||
DENSO |
25+ |
SOP |
2987 |
只售原装自家现货!诚信经营!欢迎来电! |
询价 | ||
MICRON |
25+ |
CLCC |
12000 |
全新进口原装正品假一罚十 |
询价 | ||
MT |
17+ |
SMD |
12000 |
只做全新进口原装,现货库存 |
询价 | ||
ZARLINK |
19+ |
QFP |
16200 |
原装正品,现货特价 |
询价 | ||
ON |
24+ |
SMD |
15600 |
光学传感器开发工具 |
询价 | ||
ON/安森美 |
2022+ |
120 |
原厂原装,假一罚十 |
询价 | |||
ON/安森美 |
23+ |
ILCC48 |
2400 |
一级代理商原装进口现货,假一赔十 |
询价 |
相关规格书
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
- TL074B
- TL074M
- SN65LVDT3486B
- PS9351L
- PS9317L2
- PS9313L2
- PS9309L2
- PS9308L2
- PS9306L2
- PS9305L
相关库存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
- TL074A
- TL074-EP
- TL074H
- SN65LVDT3486AD
- PS9307L2
- PS9332L
- PS9313L
- PS9307AL
- PS9351L2
- PS9331L
- PS9303L

