| 型号 | 下载 订购 | 功能描述 | 制造商 上传企业 | LOGO |
|---|---|---|---|---|
T1/E1 Synchronizer Description The MT9040 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for T1 and E1 primary rate transmission links. Features • Supports AT&T TR62411 and Bellcore GR-1244- CORE and Stratum 4 timing for DS1 interfaces 文件:424.09 Kbytes 页数:27 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK | ||
Multiple Output Trunk PLL Description The MT9041 is a digital phase-locked loop (PLL) designed to provide timing and synchronization signals for T1 and E1 primary rate transmission links that are compatible with ST-BUS/GCI frame alignment timing requirements. The PLL outputs can be synchronized to either a 2.048 MHz, 1. 文件:101.08 Kbytes 页数:14 Pages | MITEL | MITEL | ||
Multiple Output Trunk PLL Description The MT9041 is a digital phase-locked loop (PLL) designed to provide timing and synchronization signals for T1 and E1 primary rate transmission links that are compatible with ST-BUS/GCI frame alignment timing requirements. The PLL outputs can be synchronized to either a 2.048 MHz, 1. 文件:101.08 Kbytes 页数:14 Pages | MITEL | MITEL | ||
T1/E1 System Synchronizer Description The MT9041B T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9041B generates ST-BUS clock and framing signals that are phase locked to either a 文件:72.85 Kbytes 页数:19 Pages | MITEL | MITEL | ||
T1/E1 System Synchronizer Description The MT9041B T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9041B generates ST-BUS clock and framing signals that are phase locked to either a 文件:72.85 Kbytes 页数:19 Pages | MITEL | MITEL | ||
Global Digital Trunk Synchronizer Description The MT9042 is a digital phase-locked loop (PLL) designed to provide timing and synchronization signals for T1 and E1 primary rate transmission links that are compatible with ST-BUS/GCI frame alignment timing requirements. The PLL outputs can be synchronized to either a 2.048 MHz, 1. 文件:122.3 Kbytes 页数:16 Pages | MITEL | MITEL | ||
Global Digital Trunk Synchronizer Description The MT9042 is a digital phase-locked loop (PLL) designed to provide timing and synchronization signals for T1 and E1 primary rate transmission links that are compatible with ST-BUS/GCI frame alignment timing requirements. The PLL outputs can be synchronized to either a 2.048 MHz, 1. 文件:122.3 Kbytes 页数:16 Pages | MITEL | MITEL | ||
Multitrunk System Synchronizer Description The MT9042C Multitrunk System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9042C generates ST-BUS clock and framing signals that are phase locked to eith 文件:113.6 Kbytes 页数:28 Pages | MITEL | MITEL | ||
Multitrunk System Synchronizer Description The MT9042C Multitrunk System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9042C generates ST-BUS clock and framing signals that are phase locked to eith 文件:113.6 Kbytes 页数:28 Pages | MITEL | MITEL | ||
T1/E1 System Synchronizer Description The MT9043 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. Features • Supports AT&T TR62411 and Bellcore GR-1244-CORE, Stratum 4 Enhanced and Stratu 文件:453.05 Kbytes 页数:29 Pages | ZARLINK Zarlink Semiconductor Inc | ZARLINK |
技术参数
- DPLLs or Paths:
1
- DPLL Bandwidth (Hz):
1.9
- Inputs:
2
- Diff Outputs:
0
- CMOS Outputs:
6
- Low-Jitter Synthesizers:
0
- General Purpose Synthsizers:
0
- Typical Jitter (12kHz-20MHz) fs RMS:
Stratum 3
- Diff InputFreq Range:
1.544 MHz
- Output Freq Range:
16.384 MHz
- NV Memory:
N/A
- NCO ppb:
N/A
- Align:
3
- Packages:
Please call for package information
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
Altech Corp. |
2022+ |
103 |
全新原装 货期两周 |
询价 | |||
MT |
17+ |
SMD |
12000 |
只做全新进口原装,现货库存 |
询价 | ||
MT |
23+ |
PLCC84 |
7000 |
绝对全新原装!100%保质量特价!请放心订购! |
询价 | ||
ZARLINK |
19+ |
QFP |
16200 |
原装正品,现货特价 |
询价 | ||
MICRON/美光 |
21+ |
CLCC28 |
3000 |
百域芯优势 实单必成 可开13点增值税发票 |
询价 | ||
MICROCHIP(美国微芯) |
2447 |
PLCC-28 |
315000 |
37个/管一级代理专营品牌!原装正品,优势现货,长期 |
询价 | ||
25+ |
CLCC-48 |
6000 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
询价 | |||
Aptina |
25+ |
ILCC48 |
9980 |
只有原装 支持实单 |
询价 | ||
MICRON |
23+ |
模块 |
200 |
原装正品,假一罚十 |
询价 | ||
MT |
新年份 |
SOT23-5 |
64540 |
一级代理原装正品现货,支持实单! |
询价 |
相关规格书
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
- TL074B
- TL074M
- SN65LVDT3486B
- PS9351L
- PS9317L2
- PS9313L2
- PS9309L2
- PS9308L2
- PS9306L2
- PS9305L
相关库存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
- TL074A
- TL074-EP
- TL074H
- SN65LVDT3486AD
- PS9307L2
- PS9332L
- PS9313L
- PS9307AL
- PS9351L2
- PS9331L
- PS9303L

