丝印：MK2058-01SILF；Package：SOIC；COMMUNICATIONS CLOCK JITTER ATTENUATOR

Features • Excellent jitter attenuation for telecom clocks • Also serves as a general purpose clock jitter attenuator for distributed system clocks and recovered data or video clocks • 2:1 Input MUX for input reference clocks • No switching glitches on output • VCXO-based clock generation o

文件：413.81 Kbytes 页数：12 Pages

RENESAS

瑞萨

丝印：MK2059-01SILF；Package：SOIC；VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR

Features • Generates T1, E1, OC-3 and other common telecom clock frequencies from an 8kHz frame clock • Configurable jitter attenuation characteristics, excellent for use as a Stratum source de-jitter circuit • 2:1 Input MUX for input reference clocks • VCXO-based clock generation offers ver

文件：465.57 Kbytes 页数：12 Pages

RENESAS

瑞萨

丝印：MK2059-01SILF；Package：SOIC；VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR

Features • Generates T1, E1, OC-3 and other common telecom clock frequencies from an 8kHz frame clock • Configurable jitter attenuation characteristics, excellent for use as a Stratum source de-jitter circuit • 2:1 Input MUX for input reference clocks • VCXO-based clock generation offers ver

文件：465.57 Kbytes 页数：12 Pages

RENESAS

瑞萨

丝印：MK2069-01GILF；Package：TSSOP；VCXO-BASED LINE CARD CLOCK SYNCHRONIZER

Features • Input clock frequency of 1 kHz to 170 MHz • Output clock frequency of 500 kHz to 160 MHz • Jitter attenuation of input clock provided by VCXO circuit. Jitter transfer characteristics user configured through selection of external loop filter components. • 3:1 Input MUX for input re

文件：411.23 Kbytes 页数：22 Pages

RENESAS

瑞萨

丝印：MK2069-01GILF；Package：TSSOP；VCXO-BASED LINE CARD CLOCK SYNCHRONIZER

Features • Input clock frequency of 1 kHz to 170 MHz • Output clock frequency of 500 kHz to 160 MHz • Jitter attenuation of input clock provided by VCXO circuit. Jitter transfer characteristics user configured through selection of external loop filter components. • 3:1 Input MUX for input re

文件：411.23 Kbytes 页数：22 Pages

RENESAS

瑞萨

丝印：MK2069-03GI；Package：TSSOP；VCXO-BASED CLOCK TRANSLATOR WITH HIGH MULTIPLICATION

Features • Wide range VCXO PLL feedback divider allows high frequency multiplication ratios and the input of very low input reference frequencies • Input clock frequency of

文件：388.61 Kbytes 页数：22 Pages

RENESAS

瑞萨

丝印：MK2069-03GI；Package：TSSOP；VCXO-BASED CLOCK TRANSLATOR WITH HIGH MULTIPLICATION

Features • Wide range VCXO PLL feedback divider allows high frequency multiplication ratios and the input of very low input reference frequencies • Input clock frequency of

文件：388.61 Kbytes 页数：22 Pages

RENESAS

瑞萨

丝印：MK2069-04GILF；Package：TSSOP；VCXO-BASED UNIVERSAL CLOCK TRANSLATOR

Features • Input clock frequency

文件：392.84 Kbytes 页数：21 Pages

RENESAS

瑞萨

丝印：MK2069-04GILF；Package：TSSOP；VCXO-BASED UNIVERSAL CLOCK TRANSLATOR

Features • Input clock frequency

文件：392.84 Kbytes 页数：21 Pages

RENESAS

瑞萨

丝印：MK22FN512VFX12；Package：88QFN；Kinetis K22F 512KB Flash 120 MHz Arm® Cortex®-M4 Based Microcontroller with FPU

The Kinetis K22 product family members are optimized for costsensitive applications requiring low-power, USB connectivity, and processing efficiency and high peripheral integration with a floating point unit. These devices share the comprehensive enablement and scalability of the Kinetis famil

文件：1.31497 Mbytes 页数：87 Pages

恩XP