HEF4027资料datasheet下载批发供应飞利浦-114ic电子网

首页 >HEF4027>规格书列表

型号	下载订购	功能描述	制造商上传企业	LOGO
HEF4027	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027B	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027B	文件：83.13 Kbytes Page：13 Pages	Dual JK flip-flop General description The HEF4027B is a edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs (Q, Q). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH async 文件：83.13 Kbytes 页数：13 Pages	恩XP	恩XP
HEF4027B	文件：220.11 Kbytes Page：11 Pages	Dual JK flip-flop 1. General description The HEF4027B is a dual positive-edge triggered JK flip-flop featuring independent set direct (nSD), clear direct (nCD), clock inputs (nCP) and complementary outputs (nQ and nQ). Data is accepted when nCP is LOW, and transferred to the output on the positive-going edge of 文件：220.11 Kbytes 页数：11 Pages	NEXPERIANexperia B.V. All rights reserved 安世安世半导体(中国)有限公司	NEXPERIA
HEF4027BD	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027BDF	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027BF	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027BN	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027BP	文件：64.709 Kbytes Page：5 Pages	Dual JK flip-flop DESCRIPTION The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH as 文件：64.709 Kbytes 页数：5 Pages	PHI 飞利浦	PHI
HEF4027BP	文件：83.13 Kbytes Page：13 Pages	Dual JK flip-flop General description The HEF4027B is a edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs (Q, Q). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH async 文件：83.13 Kbytes 页数：13 Pages	恩XP	恩XP

技术参数

VCC (V)：
3.0 - 15
Logic switching levels：
CMOS
Output drive capability (mA)：
± 2.4
tpd (ns)：
30
fmax (MHz)：
30
Power dissipation considerations：
low
Tamb (°C)：
-40~85
Rth(j-a) (K/W)：
82
Ψth(j-top) (K/W)：
5.4
Rth(j-c) (K/W)：
41.5
Package name：
SO16

供应商	型号	品牌	批号	封装	库存	备注	价格
千层芯半导体(深圳)有限公司	HEF4027	Nexperia	24+	SO-16	10000	一级代理进口原装现货假一赔十	询价
深圳市安富世纪电子有限公司	HEF4027	PHI	23+	SOP-16	9	全新原装正品现货,支持订货	询价
深圳市创盛芯科技有限公司	HEF4027	ST/意法	25+	SOP16	950	全新原装正品支持含税	询价
深圳市富诚威科技有限公司	HEF4027BT(LF)	PHI	25+	SOP	2560	绝对原装!现货热卖!	询价
深圳市联世界科技有限公司	HEF4027BT	PHI	24+/25+		480	原装正品现货库存价优	询价
谛辉(北京/上海/青岛 )电子科技有限公司	HEF4027BTD	PHI	25+	TSOP	18000	原厂直接发货进口原装	询价
深圳市利加科技有限公司	HEF4027BT	恩XP	16+	NA	8800	诚信经营	询价
深圳市卓越微芯电子有限公司	HEF4027BT	PHI	25+	SOP-16	4401	百分百原装正品真实公司现货库存本公司只做原装可	询价
深圳市弘为电子有限公司	HEF4027BPPBF	PH	24+	原厂封装	4863	原装现货假一罚十	询价
深圳市毅创腾电子科技有限公司	HEF4027BT	PHI	23+	SMD16	2800	绝对全新原装!现货!特价!请放心订购!	询价

更多HEF4027供应商更新时间2025-10-12 14:32:00

客户服务网站合作

Tel：0755 8246 9263
Email：kf＠114ic.com
投诉建议：kf@114ic.com

Copyright © 2003-2025 114ic.com All Rights Reserved 粤ICP备05011613号粤公网安备 44030402000933号