型号 | 下载 订购 | 功能描述 | 制造商 上传企业 | LOGO |
---|---|---|---|---|
HEF40175B | Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件:62.75 Kbytes 页数:5 Pages | PHI 飞利浦 | PHI | |
HEF40175B | Quad D-type flip-flop 1. General description The HEF40175B is a quad positive edge triggered D-type flip-flop with four data (Dn) inputs, common clock (CP) and asynchronous master reset (MR) inputs, and complementary Qn and Qn outputs. When MR is HIGH data at the D-input that meets the set-up and hold time requireme 文件:238.1 Kbytes 页数:13 Pages | NEXPERIANexperia B.V. All rights reserved 安世安世半导体(中国)有限公司 | NEXPERIA | |
HEF40175B | Quad D-type flip-flop Standardized symmetrical output characteristics 文件:139.62 Kbytes 页数:15 Pages | 恩XP | 恩XP | |
HEF40175B | Quad D-type flip-flop Complies with JEDEC standard JESD 13-B 文件:152.33 Kbytes 页数:15 Pages | 恩XP | 恩XP | |
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件:62.75 Kbytes 页数:5 Pages | PHI 飞利浦 | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件:62.75 Kbytes 页数:5 Pages | PHI 飞利浦 | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件:62.75 Kbytes 页数:5 Pages | PHI 飞利浦 | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件:62.75 Kbytes 页数:5 Pages | PHI 飞利浦 | PHI | ||
Quadruple D-type flip-flop DESCRIPTION The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP), an overriding asynchronous master reset input (MR), four buffered outputs (O0 to O3), and four complementary buffered outputs (O0 to O3). Information on D0 to D3 is trans 文件:62.75 Kbytes 页数:5 Pages | PHI 飞利浦 | PHI | ||
Quad D-type flip-flop 1. General description The HEF40175B is a quad positive edge triggered D-type flip-flop with four data (Dn) inputs, common clock (CP) and asynchronous master reset (MR) inputs, and complementary Qn and Qn outputs. When MR is HIGH data at the D-input that meets the set-up and hold time requireme 文件:238.1 Kbytes 页数:13 Pages | NEXPERIANexperia B.V. All rights reserved 安世安世半导体(中国)有限公司 | NEXPERIA |
技术参数
- VCC (V):
3.0 - 15
- Logic switching levels:
CMOS
- Output drive capability (mA):
± 2.4
- tpd (ns):
25
- fmax (MHz):
45
- Power dissipation considerations:
low
- Tamb (°C):
-40~85
- Rth(j-a) (K/W):
81
- Ψth(j-top) (K/W):
4.7
- Rth(j-c) (K/W):
39.8
- Package name:
SO16
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
恩XP |
2016+ |
DIP16 |
9000 |
只做原装,假一罚十,公司可开17%增值税发票! |
询价 | ||
PHI |
25+ |
SOP |
3200 |
绝对原装自家现货!真实库存!欢迎来电! |
询价 | ||
PHI |
99+ |
SOP16 |
98 |
全新原装进口自己库存优势 |
询价 | ||
恩XP |
16+ |
NA |
8800 |
原装现货,货真价优 |
询价 | ||
恩XP |
23+ |
SOP16 |
8000 |
原装正品,假一罚十 |
询价 | ||
PHI |
24+ |
DIP16 |
5 |
询价 | |||
PHI |
25+ |
TSOP |
18000 |
原厂直接发货进口原装 |
询价 | ||
PHI |
17+ |
SOP16 |
9988 |
只做原装进口,自己库存 |
询价 | ||
PHI |
1994 |
SOP |
516 |
原装现货海量库存欢迎咨询 |
询价 | ||
PHI |
23+ |
DIP-16 |
8650 |
受权代理!全新原装现货特价热卖! |
询价 |
相关规格书
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
相关库存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074