4-bit synchronous binary counter with synchronous reset

DESCRIPTION The HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset

文件：163.68 Kbytes 页数：10 Pages

PHI

PHI

4-bit synchronous binary counter with synchronous reset

DESCRIPTION The HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset

文件：163.68 Kbytes 页数：10 Pages

PHI

PHI

4-bit synchronous binary counter with synchronous reset

DESCRIPTION The HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset

文件：163.68 Kbytes 页数：10 Pages

PHI

PHI

4-bit synchronous binary counter with synchronous reset

DESCRIPTION The HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset

文件：163.68 Kbytes 页数：10 Pages

PHI

PHI

4-bit synchronous binary counter with synchronous reset

DESCRIPTION The HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset

文件：163.68 Kbytes 页数：10 Pages

PHI

PHI

4-bit synchronous binary counter with synchronous reset

DESCRIPTION The HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset

文件：163.68 Kbytes 页数：10 Pages

PHI

PHI

4-bit synchronous binary counter with synchronous reset

恩XP

4-bit synchronous binary counter with synchronous reset

DESCRIPTION\nThe HEF40163B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), four synchronous parallel data inputs (P0 to P3), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset (

恩XP