24-Bit Digital Signal Processor

Features • 80/100 million instructions per second (MIPS) with a 80/100 MHz clock at 3.0–3.6 V • Object code compatible with the DSP56000 core with highly parallel instruction set • Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 × 24-bit parallel Multiplier- Accumulator (MAC), 56

文件：2.83202 Mbytes 页数：124 Pages

恩XP

24-Bit Digital Signal Processor

Features • 80/100 million instructions per second (MIPS) with a 80/100 MHz clock at 3.0–3.6 V • Object code compatible with the DSP56000 core with highly parallel instruction set • Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 × 24-bit parallel Multiplier- Accumulator (MAC), 56

文件：2.83202 Mbytes 页数：124 Pages

恩XP

DSP56303 USER?셎 MANUAL

This manual describes the DSP56303 24-bit digital signal processor (DSP), its memory, operating modes, and peripheral modules. The DSP56303 is an implementation of the DSP56300 core with a unique configuration of internal memory, cache, and peripherals.

文件：3.42114 Mbytes 页数：292 Pages

freescaleFreescale Semiconductor, Inc

飞思卡尔飞思卡尔半导体

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal • Object code compatible with the DSP56000 core with highly parallel instruction set • Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 页数：108 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal • Object code compatible with the DSP56000 core with highly parallel instruction set • Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 页数：108 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal • Object code compatible with the DSP56000 core with highly parallel instruction set • Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 页数：108 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal • Object code compatible with the DSP56000 core with highly parallel instruction set • Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 页数：108 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal • Object code compatible with the DSP56000 core with highly parallel instruction set • Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 页数：108 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 100 million multiply-accumulates per second (MMACS) with a 100 MHz clock at 3.3 V nominal • Object code compatible with the DSP56000 core with highly parallel instruction set • Data arithmetic logic unit (Data ALU) with fully pipelined 24 × 24-bit para

文件：2.34958 Mbytes 页数：108 Pages

恩XP

24-Bit Digital Signal Processor

Features High-Performance DSP56300 Core • 80/100 million instructions per second (MIPS) with a 80/100 MHz clock at 3.0–3.6 V • Object code compatible with the DSP56000 core with highly parallel instruction set • Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 ´ 24-bit parallel M

文件：2.86554 Mbytes 页数：120 Pages

恩XP