首页 >CD4012B>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

CD4012B

CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

CD4012B

CMOS NAND GATES

文件:1.18484 Mbytes 页数:19 Pages

TI

德州仪器

CD4012B

CMOS NAND GATES

文件:525.82 Kbytes 页数:13 Pages

TI

德州仪器

CD4012B

CMOS NAND GATES

文件:1.29026 Mbytes 页数:20 Pages

TI

德州仪器

CD4012BNSR

丝印:CD4012B;Package:SOP;CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

CD4012BNSR.A

丝印:CD4012B;Package:SOP;CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

CD4012BE

丝印:CD4012BE;Package:PDIP;CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

CD4012BE.A

丝印:CD4012BE;Package:PDIP;CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

CD4012BEE4

丝印:CD4012BE;Package:PDIP;CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

CD4012BF3A

丝印:CD4012BF3A;Package:CDIP;CMOS NAND GATES

Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

文件:1.0201 Mbytes 页数:23 Pages

TI

德州仪器

技术参数

  • Supply voltage (Min) (V):

    3

  • Supply voltage (Max) (V):

    18

  • Number of channels (#):

    2

  • Inputs per channel:

    4

  • IOL (Max) (mA):

    6.8

  • IOH (Max) (mA):

    -6.8

  • Input type:

    Standard CMOS

  • Output type:

    Push-Pull

  • Features:

    Standard speed (tpd > 50ns)

  • Data rate (Max) (Mbps):

    8

  • Rating:

    Catalog

供应商型号品牌批号封装库存备注价格
TI/德州仪器
23+
DIP
50000
全新原装正品现货,支持订货
询价
TI/德州仪器
23+
PDIPSOSOICTSSOP
6000000
原厂授权一级代理,专业海外优势订货,价格优势、品种
询价
TI
03+
DIP
66
全新 发货1-2天
询价
TI
25+
96
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
TI
16+
DIP
25
全新原装现货
询价
TI
24+
30
询价
TI
06+
DIP
500
绝对全新原装正品,现货假壹赔佰
询价
HARRIS
2016+
DIP
3000
只做原装,假一罚十,公司可开17%增值税发票!
询价
TI
23+
DIP
5800
绝对全新原装!优势供货渠道!特价!请放心订购!
询价
TI
24+
DIP
6980
原装现货,可开13%税票
询价
更多CD4012B供应商 更新时间2026-4-17 11:02:00