| 型号 | 下载 订购 | 功能描述 | 制造商 上传企业 | LOGO |
|---|---|---|---|---|
74LVC2G74 | Single D-type flip-flop with set and reset; positive edge trigger 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi 文件:278.15 Kbytes 页数:18 Pages | NEXPERIA 安世 | NEXPERIA | |
74LVC2G74 | Single D-type flip-flop with set and reset; positive edge trigger 文件:100.55 Kbytes 页数:20 Pages | PHI PHI | PHI | |
74LVC2G74 | Single D-type flip-flop with set and reset; positive edge trigger 文件:104.37 Kbytes 页数:19 Pages | 恩XP | 恩XP | |
74LVC2G74 | Single D-type flip-flop with set and reset; positive edge trigger 文件:123.84 Kbytes 页数:21 Pages | 恩XP | 恩XP | |
丝印:V74;Package:SOT765-1;Single D-type flip-flop with set and reset; positive edge trigger 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi 文件:278.15 Kbytes 页数:18 Pages | NEXPERIA 安世 | NEXPERIA | ||
丝印:V74;Package:SOT505-2;Single D-type flip-flop with set and reset; positive edge trigger 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi 文件:278.15 Kbytes 页数:18 Pages | NEXPERIA 安世 | NEXPERIA | ||
丝印:Y4;Package:SOT1116;Single D-type flip-flop with set and reset; positive edge trigger 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi 文件:278.15 Kbytes 页数:18 Pages | NEXPERIA 安世 | NEXPERIA | ||
丝印:Y4;Package:SOT1203;Single D-type flip-flop with set and reset; positive edge trigger 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi 文件:278.15 Kbytes 页数:18 Pages | NEXPERIA 安世 | NEXPERIA | ||
丝印:V74;Package:SOT833-1;Single D-type flip-flop with set and reset; positive edge trigger 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi 文件:278.15 Kbytes 页数:18 Pages | NEXPERIA 安世 | NEXPERIA | ||
Single D-type flip-flop with set and reset; positive edge trigger 文件:123.84 Kbytes 页数:21 Pages | 恩XP | 恩XP |
技术参数
- VCC (V):
1.65 - 5.5
- Logic switching levels:
CMOS/LVTTL
- Output drive capability (mA):
± 32
- tpd (ns):
3.5
- fmax (MHz):
280
- Power dissipation considerations:
low
- Tamb (°C):
-40~125
- Rth(j-a) (K/W):
206
- Ψth(j-top) (K/W):
36.4
- Rth(j-c) (K/W):
117
- Package name:
VSSOP8
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
恩XP |
2016+ |
MSOP8 |
6600 |
只做原装,假一罚十,公司可开17%增值税发票! |
询价 | ||
TI |
13+ |
17829 |
原装分销 |
询价 | |||
恩XP |
16+ |
NA |
8800 |
诚信经营 |
询价 | ||
PHA |
24+ |
3000 |
询价 | ||||
ti |
24+ |
N/A |
6980 |
原装现货,可开13%税票 |
询价 | ||
恩XP |
25+ |
8-XFQFN |
3705 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
询价 | ||
恩XP |
24+ |
TSSOP |
2523 |
进口原装正品优势供应 |
询价 | ||
恩XP |
24+ |
TSSOP |
18700 |
询价 | |||
ti |
23+ |
NA |
9275 |
专做原装正品,假一罚百! |
询价 | ||
恩XP |
25+23+ |
VSSOP8 |
32328 |
绝对原装正品全新进口深圳现货 |
询价 |
相关规格书
更多- AIP5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
相关库存
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074

