首页 >74LVC2G74>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

74LVC2G74

Single D-type flip-flop with set and reset; positive edge trigger

1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi

文件:278.15 Kbytes 页数:18 Pages

NEXPERIA

安世

74LVC2G74

Single D-type flip-flop with set and reset; positive edge trigger

文件:100.55 Kbytes 页数:20 Pages

PHI

PHI

PHI

74LVC2G74

Single D-type flip-flop with set and reset; positive edge trigger

文件:104.37 Kbytes 页数:19 Pages

恩XP

恩XP

74LVC2G74

Single D-type flip-flop with set and reset; positive edge trigger

文件:123.84 Kbytes 页数:21 Pages

恩XP

恩XP

74LVC2G74DC

丝印:V74;Package:SOT765-1;Single D-type flip-flop with set and reset; positive edge trigger

1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi

文件:278.15 Kbytes 页数:18 Pages

NEXPERIA

安世

74LVC2G74DP

丝印:V74;Package:SOT505-2;Single D-type flip-flop with set and reset; positive edge trigger

1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi

文件:278.15 Kbytes 页数:18 Pages

NEXPERIA

安世

74LVC2G74GN

丝印:Y4;Package:SOT1116;Single D-type flip-flop with set and reset; positive edge trigger

1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi

文件:278.15 Kbytes 页数:18 Pages

NEXPERIA

安世

74LVC2G74GS

丝印:Y4;Package:SOT1203;Single D-type flip-flop with set and reset; positive edge trigger

1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi

文件:278.15 Kbytes 页数:18 Pages

NEXPERIA

安世

74LVC2G74GT

丝印:V74;Package:SOT833-1;Single D-type flip-flop with set and reset; positive edge trigger

1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transi

文件:278.15 Kbytes 页数:18 Pages

NEXPERIA

安世

74LVC2G74_09

Single D-type flip-flop with set and reset; positive edge trigger

文件:123.84 Kbytes 页数:21 Pages

恩XP

恩XP

技术参数

  • VCC (V):

    1.65 - 5.5

  • Logic switching levels:

    CMOS/LVTTL

  • Output drive capability (mA):

    ± 32

  • tpd (ns):

    3.5

  • fmax (MHz):

    280

  • Power dissipation considerations:

    low

  • Tamb (°C):

    -40~125

  • Rth(j-a) (K/W):

    206

  • Ψth(j-top) (K/W):

    36.4

  • Rth(j-c) (K/W):

    117

  • Package name:

    VSSOP8

供应商型号品牌批号封装库存备注价格
恩XP
2016+
MSOP8
6600
只做原装,假一罚十,公司可开17%增值税发票!
询价
TI
13+
17829
原装分销
询价
恩XP
16+
NA
8800
诚信经营
询价
PHA
24+
3000
询价
ti
24+
N/A
6980
原装现货,可开13%税票
询价
恩XP
25+
8-XFQFN
3705
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
恩XP
24+
TSSOP
2523
进口原装正品优势供应
询价
恩XP
24+
TSSOP
18700
询价
ti
23+
NA
9275
专做原装正品,假一罚百!
询价
恩XP
25+23+
VSSOP8
32328
绝对原装正品全新进口深圳现货
询价
更多74LVC2G74供应商 更新时间2026-1-22 22:58:00