Presettable synchronous 4-bit binary counter; synchronous reset

GENERAL DESCRIPTION The 74HC/HCT163 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT163 are synchronous presettable binary counters which feature an internal look-ahead carry

文件：86.73 Kbytes 页数：11 Pages

PHI

PHI

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may b

文件：309.8 Kbytes 页数：20 Pages

NEXPERIA

安世

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the coun

文件：292.9 Kbytes 页数：19 Pages

NEXPERIA

安世

Presettable synchronous 4-bit binary counter; synchronous reset

General description The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters

文件：294.01 Kbytes 页数：19 Pages

NEXPERIA

安世

Presettable synchronous 4-bit binary counter; synchronous reset

GENERAL DESCRIPTION The 74HC/HCT163 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT163 are synchronous presettable binary counters which feature an internal look-ahead carry

文件：86.73 Kbytes 页数：11 Pages

PHI

PHI

Presettable synchronous 4-bit binary counter; synchronous reset

GENERAL DESCRIPTION The 74HC/HCT163 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT163 are synchronous presettable binary counters which feature an internal look-ahead carry

文件：86.73 Kbytes 页数：11 Pages

PHI

PHI

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may b

文件：309.8 Kbytes 页数：20 Pages

NEXPERIA

安世

Presettable synchronous 4-bit binary counter; synchronous reset

1. General description The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the coun

文件：292.9 Kbytes 页数：19 Pages

NEXPERIA

安世

Presettable synchronous 4-bit binary counter; synchronous reset

General description The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters

文件：294.01 Kbytes 页数：19 Pages

NEXPERIA

安世

Presettable synchronous 4-bit binary counter; synchronous reset

General description The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters

文件：294.01 Kbytes 页数：19 Pages

NEXPERIA

安世