74HC163D-Q100

Presettable synchronous 4-bit binary counter; synchronous reset; • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C\n\n• Complies with JEDEC standard no. 7A\n• Input levels:• For 74HC163-Q100: CMOS level\n• For 74HCT163-Q100: TTL level\n\n• Synchronous counting and loading\n• 2 count enable inputs for n-bit cascading\n• Synchronous reset\n• Positive-edge triggered clock\n• ESD protection:• MIL-STD-883, method 3015 exceeds 2000 V\n• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)\n\n• Multiple package options\n;

The 74HC163-Q100; 74HCT163-Q100 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n The CP to TC propagation delay and CEP to CP set-up time determine the maximum clock frequency for the cascaded counters according to the following formula:\n fmax = 1 / tP(max)(CP to TC) + tSU(CEP to CP)\n This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.\n

74HC163D-Q100

Presettable synchronous 4-bit binary counter; synchronous reset

1.Generaldescription The74HC163-Q100;74HCT163-Q100isasynchronouspresettablebinarycounterwithaninternal look-headcarry.Synchronousoperationisprovidedbyhavingallflip-flopsclockedsimultaneously onthepositive-goingedgeoftheclock(CP).Theoutputs(Q0toQ3)ofthecoun

74HC163D-Q100

Presettable synchronous 4-bit binary counter; synchronous reset

Generaldescription The74HC163-Q100;74HCT163-Q100isasynchronouspresettablebinarycounterwithaninternallook-headcarry.Synchronousoperationisprovidedbyhavingallflip-flopsclockedsimultaneouslyonthepositive-goingedgeoftheclock(CP).Theoutputs(Q0toQ3)ofthecounters

74HC163D-Q100J

Package：16-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 计数器，除法器 描述：IC BINARY COUNTER SYNC 16SOIC

ETC

74HC164

TI
SOP/DIP