| 型号 | 下载 订购 | 功能描述 | 制造商 上传企业 | LOGO |
|---|---|---|---|---|
Triple 3-input NAND gate GENERAL DESCRIPTION The 74HC/HCT10 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT10 provide the 3-input NAND function. FEATURES • Output capability: standard • ICC categ 文件:34.29 Kbytes 页数:5 Pages | PHI PHI | PHI | ||
Triple 3-input NAND gate 1. General description The 74HC10; 74HCT10 is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Complies with JEDEC standard JESD7A • Input levels: • For74HC10 文件:224.64 Kbytes 页数:11 Pages | NEXPERIA 安世 | NEXPERIA | ||
Triple 3-input NAND gate 1. General description The 74HC10-Q100; 74HCT10-Q100 is a triple 3-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) stand 文件:223.95 Kbytes 页数:11 Pages | NEXPERIA 安世 | NEXPERIA | ||
Triple 3-input NAND gate 1. General description The 74HC10-Q100; 74HCT10-Q100 is a triple 3-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) stand 文件:223.95 Kbytes 页数:11 Pages | NEXPERIA 安世 | NEXPERIA | ||
Dual JK flip-flop with reset; negative-edge trigger 文件:747.99 Kbytes 页数:17 Pages | NEXPERIA 安世 | NEXPERIA | ||
Dual JK flip-flop with reset; negative-edge trigger 文件:747.99 Kbytes 页数:17 Pages | NEXPERIA 安世 | NEXPERIA | ||
Dual JK flip-flop with reset; negative-edge trigger 文件:747.99 Kbytes 页数:17 Pages | NEXPERIA 安世 | NEXPERIA | ||
High Speed CMOS Logic 文件:643.32 Kbytes 页数:6 Pages | SS | SS | ||
Dual JK flip-flop with set and reset; positive-edge-trigger 文件:799.3 Kbytes 页数:17 Pages | NEXPERIA 安世 | NEXPERIA | ||
Dual JK flip-flop with set and reset; positive-edge-trigger 文件:799.3 Kbytes 页数:17 Pages | NEXPERIA 安世 | NEXPERIA |
技术参数
- VCC (V):
2.0 - 6.0
- Logic switching levels:
CMOS
- Output drive capability (mA):
± 5.2
- tpd (ns):
16
- fmax (MHz):
78
- Power dissipation considerations:
low
- Tamb (°C):
-40~125
- Rth(j-a) (K/W):
87
- Ψth(j-top) (K/W):
6.5
- Rth(j-c) (K/W):
45
- Package name:
SO14
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
25+ |
5000 |
公司现货库存 |
询价 | ||||
TMS |
06+ |
SOIC |
1000 |
全新原装 绝对有货 |
询价 | ||
HAR |
24+ |
SOP |
988 |
询价 | |||
HIT |
24+ |
N/A |
25843 |
公司原厂原装现货假一罚十!特价出售!强势库存! |
询价 | ||
MOT |
93+ |
SOIC-14/3.9mm |
4 |
原装现货海量库存欢迎咨询 |
询价 | ||
ST |
25+ |
SOP-14 |
2987 |
只售原装自家现货!诚信经营!欢迎来电! |
询价 | ||
Nexperia |
24+ |
SOP |
20000 |
一级代理进口原装现货假一赔十 |
询价 | ||
SGS |
23+ |
SMD-SO14 |
9856 |
原装正品,假一罚百! |
询价 | ||
M |
24+ |
SOP14 |
20000 |
全新原厂原装,进口正品现货,正规渠道可含税!! |
询价 | ||
HIT |
24+ |
N/A |
6540 |
原装现货/欢迎来电咨询 |
询价 |
相关规格书
更多- AIP5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
相关库存
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074

