1.8 V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for DDR2 RDIMM applications

文件：166.24 Kbytes 页数：29 Pages

PHI

飞利浦

1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications

文件：143.78 Kbytes 页数：27 Pages

PHI

飞利浦

1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications

文件：143.78 Kbytes 页数：27 Pages

PHI

飞利浦

25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive

文件：640.03 Kbytes 页数：31 Pages

IDT

25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Features • 25-bit 1:1 or 14-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on C0, C1, and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Drop-in replacement for ICSSS

文件：842.99 Kbytes 页数：31 Pages

RENESAS

瑞萨

25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive

文件：640.03 Kbytes 页数：31 Pages

IDT