首页 >SSTU32865ET>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

SSTU32865ET

1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM applications

Overview Archived content is no longer updated and is made available for historical reference only.\nThe SSTU32865 is a 1.8 V 28-bit 1:2 register specifically designed for use on two rank by four (2R x 4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It is similar in function to \n\n•28-bit data register supporting DDR2\n\n•Fully compliant to JEDEC standard JESD82-9\n\n•Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two JEDEC-standard DDR2 registers (i.e. 2 x SSTU32864 or 2 x SSTU32866)\n\n•Parity checking function across 22 input data bits\n\n;

恩XP

恩XP

SSTU32865ET

1.8 V 28-bit 1:2 registered buffer with parity for DDR2 RDIMM

文件:157.04 Kbytes 页数:29 Pages

PHI

飞利浦

PHI

SSTUH32865

1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications

文件:154.01 Kbytes 页数:28 Pages

PHI

飞利浦

PHI

ICSSSTUAF32865A

25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 registered buffer with parity is designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM lo

文件:422.3 Kbytes 页数:17 Pages

IDT

ICSSSTUAF32865A

28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Features • 28-bit 1:2 registered buffer with parity check functionality • Supports SSTL_18 JEDEC specification on data inputs and outputs • Supports LVCMOS switching levels on CSGateEN and RESET inputs • Low voltage operation: VDD = 1.7V to 1.9V • Available in 160-ball LFBGA package Applic

文件:676.61 Kbytes 页数:17 Pages

RENESAS

瑞萨

ICSSSTUAF32865AHLFT

25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Description This 28-bit 1:2 registered buffer with parity is designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM lo

文件:422.3 Kbytes 页数:17 Pages

IDT

供应商型号品牌批号封装库存备注价格
PHI
25+
BGA
1000
强调现货,随时查询!
询价
恩XP
23+
DIP16
5000
原装正品,假一罚十
询价
恩XP
25+
BULKBG
412
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
PHI
22+
BGA
8200
原装现货库存.价格优势
询价
PHI
25+
SOP
2987
只售原装自家现货!诚信经营!欢迎来电!
询价
PHI
23+
BGA
8560
受权代理!全新原装现货特价热卖!
询价
PHI
23+
BGA
6000
原装正品假一罚百!可开增票!
询价
PHI
23+
BGA
3000
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、
询价
PHI
22+
BGA
3000
原装正品,支持实单
询价
PHI
07+
BGA
24
一级代理,专注军工、汽车、医疗、工业、新能源、电力
询价
更多SSTU32865ET供应商 更新时间2025-12-13 11:02:00