High Speed Translator Buffer to CMOS (Selectable Drive)

DESCRIPTION The PLL130-07 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 200MHz. It provides CMOS output with 15pF output load drive capability. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for

文件：231.17 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to CMOS (Selectable Drive)

DESCRIPTION The PLL130-07 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 200MHz. It provides CMOS output with 15pF output load drive capability. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for

文件：231.17 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to CMOS (Selectable Drive)

DESCRIPTION The PLL130-07 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 200MHz. It provides CMOS output with 15pF output load drive capability. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for

文件：231.17 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to CMOS (Selectable Drive)

DESCRIPTION The PLL130-07 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 200MHz. It provides CMOS output with 15pF output load drive capability. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for

文件：231.17 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to PECL

DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from s

文件：240.09 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to PECL

DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from s

文件：240.09 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to PECL

DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from s

文件：240.09 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to PECL

DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from s

文件：240.09 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to PECL

DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from s

文件：240.09 Kbytes 页数：5 Pages

PLL

High Speed Translator Buffer to PECL

DESCRIPTION The PLL130-08 is a low cost, high performance, high speed, buffer that reproduces any input frequency from DC to 1.0GHz. It provides a pair of differential PECL output. Any input signal with at least 100mV swing can be used as reference signal. This chip is ideal for conversion from s

文件：240.09 Kbytes 页数：5 Pages

PLL