Dual TYPE D Master-Slave Flip-Flop

The MC10131 is a dual master–slave type D flip–flop. Asynchronous Set (S) and Reset (R) override Clock (CC) and Clock Enable (CE) inputs. Each flip–flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock

文件：111.27 Kbytes 页数：5 Pages

ONSEMI

安森美半导体

Quad Latch

Quad Latch The MC10133 is a high speed, low power, quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on the negative going transition of the cl

文件：89.11 Kbytes 页数：4 Pages

Motorola

摩托罗拉

DUAL MULTIPLEXER WITH LATCH

The MC10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function.

文件：73.25 Kbytes 页数：5 Pages

Motorola

摩托罗拉

Dual J-K Master-Slave Flip-Flop

The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchro– nous set (S) and reset (R) are provided. The set and reset inputs override the clock. A common clock is provided with separate J–K inputs. When the clock is static, the J–K inputs do not effect the output. The output states o

文件：110.61 Kbytes 页数：5 Pages

ONSEMI

安森美半导体

Universal Hexadecimal Counter

The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature makes the MC10136 suitable for

文件：150.92 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Universal Decade Counter

Universal Decade Counter The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10

文件：130.77 Kbytes 页数：6 Pages

Motorola

摩托罗拉

Bi-Quinary Counter

Bi-Quinary Counter The MC10138 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set–reset master–slave flip–flops. Clock inputs trigger on the positive going edge of the clock pulse. Set or reset input override the clock, allowing asynchronous “set”

文件：117.42 Kbytes 页数：5 Pages

ONSEMI

安森美半导体

Four Bit Universal Shift Register

The MC10141 is a four–bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip–flops s

文件：123.75 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

Quad Latch

The MC10153 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is low, output

文件：107.26 Kbytes 页数：5 Pages

ONSEMI

安森美半导体

Binary Counter

Binary Counter The MC10154 is a four–bit counter capable of divide–by–two, divide–by–four, divide–by–eight or a divide–by–sixteen function. Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous “set” or “clear.” Individ

文件：85.86 Kbytes 页数：4 Pages

Motorola

摩托罗拉