MC100EP32数据手册集成电路（IC）的计数器除法器规格书PDF

描述 Description

The MC10/100EP32 is an integrated divide by 2 divider with differential CLK inputs.The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01μF capacitor and limit current sourcing or sinking to 0.5mA. When not used, VBB should be left open.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP32's in a system.The 100 Series contains temperature compensation.

特性 Features

• 350ps Typical Propagation Delay
• Maximum Frequency > 4 GHz Typical
• PECL Mode Operating Range: VCC= 3.0 V to 5.5 Vwith VEE= 0 V
• NECL Mode Operating Range: VCC= 0 Vwith VEE= –3.0 V to –5.5 V
• Open Input Default State
• Safety Clamp on Inputs
• Q Output will default LOW with inputs open or at VEE
• Pb-Free Packages are Available

应用 Application

• Reduce System clock skew over the alternative CMOS and TTL technologies.

简介

MC100EP32属于集成电路（IC）的计数器除法器。由制造生产的MC100EP32计数器，除法器计数器和除法器 IC 是数字逻辑器件，可对输入发生的逻辑转换进行计数，然后使用多个并行输出重新发送累加的计数，和/或生成单个输出信号转换，从而对应用某些整数数量输入信号转换进行响应。除了简单的事件计数，它们还可用于各种频率合成应用。