首页>ISPLSI5256VE-80LF256I>规格书详情
ISPLSI5256VE-80LF256I中文资料莱迪思数据手册PDF规格书
相关芯片规格书
更多- ISPLSI5256VA-70LB272I
- ISPLSI5256VA-70LQ208
- ISPLSI5256VE-100LF256
- ISPLSI5256VE-125LF256I
- ISPLSI5256VE-100LF256I
- ISPLSI5256VE-100LT100I
- ISPLSI5256VE
- ISPLSI5256VE-165LF256
- ISPLSI5256VE-100LT128I
- ISPLSI5256VE-100LT100
- ISPLSI5256VE-100LB272I
- ISPLSI5256VE-125LT128
- ISPLSI5256VE-125LT100
- ISPLSI5256VE-100LT128
- ISPLSI5256VE-125LT128I
- ISPLSI5256VE-165LT100
- ISPLSI5256VE-125LB272I
- ISPLSI5256VE-165LB272
ISPLSI5256VE-80LF256I规格书详情
ispLSI 5000VE Description
The ispLSI 5000VE Family of In-System Programmable High Density Logic Devices is based on Generic Logic Blocks (GLBs) of 32 registered macrocells and a single Global Routing Pool (GRP) structure interconnecting the GLBs.
Outputs from the GLBs drive the Global Routing Pool (GRP) between the GLBs. Switching resources are provided to allow signals in the Global Routing Pool to drive any or all the GLBs in the device. This mechanism allows fast, efficient connections across the entire device.
Features
• Second Generation SuperWIDE HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC DEVICE
— 3.3V Power Supply
— User Selectable 3.3V/2.5V I/O
— 12000 PLD Gates / 256 Macrocells
— Up to 144 I/O Pins
— 256 Registers
— High-Speed Global Interconnect
— SuperWIDE Generic Logic Block (32 Macrocells) for Optimum Performance
— SuperWIDE Input Gating (68 Inputs) for Fast Counters, State Machines, Address Decoders, etc.
— PCB Efficient Ball Grid Array (BGA) Package Options
— Interfaces with Standard 5V TTL Devices
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 165 MHz Maximum Operating Frequency
— tpd = 6.0 ns Propagation Delay
— TTL/3.3V/2.5V Compatible Input Thresholds and Output Levels
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Programmable Speed/Power Logic Path Optimization
• IN-SYSTEM PROGRAMMABLE
— Increased Manufacturing Yields, Reduced Time-to Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
• 100 IEEE 1149.1 BOUNDARY SCAN TESTABLE AND 3.3V IN-SYSTEM PROGRAMMABLE
• ARCHITECTURE FEATURES
— Enhanced Pin-Locking Architecture with Single Level Global Routing Pool and SuperWIDE GLBs
— Wrap Around Product Term Sharing Array Supports up to 35 Product Terms Per Macrocell
— Macrocells Support Concurrent Combinatorial and Registered Functions
— Macrocell Registers Feature Multiple Control Options Including Set, Reset and Clock Enable
— Four Dedicated Clock Input Pins Plus Macrocell Product Term Clocks
— Programmable I/O Supports Programmable Bus Hold, Pull-up, Open Drain and Slew Rate Options
— Four Global Product Term Output Enables, Two Global OE Pins and One Product Term OE per Macrocell
产品属性
- 型号:
ISPLSI5256VE-80LF256I
- 功能描述:
CPLD - 复杂可编程逻辑器件
- RoHS:
否
- 制造商:
Lattice
- 存储类型:
EEPROM
- 大电池数量:
128
- 最大工作频率:
333 MHz
- 延迟时间:
2.7 ns
- 可编程输入/输出端数量:
64
- 工作电源电压:
3.3 V
- 最大工作温度:
+ 90 C
- 最小工作温度:
0 C
- 封装/箱体:
TQFP-100
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
LatticeSemiconductorCorp |
23+ |
256-FPBGA(17x17) |
66800 |
优势价格原装正品 |
询价 | ||
Lattice Semiconductor Corporat |
23+ |
100TQFP |
9000 |
原装正品,支持实单 |
询价 | ||
LATTICE |
22+ |
NA |
2000 |
绝对全新原装现货 |
询价 | ||
LATTICE/莱迪斯 |
23+ |
9800 |
原厂授权一级代理,专业海外优势订货,价格优势、品种 |
询价 | |||
LATTICE |
3 |
公司优势库存 热卖中!! |
询价 | ||||
Lattice |
21+ |
256FBGA |
4283 |
全新原装亏本出 |
询价 | ||
LATTICE |
22+ |
BGA |
2650 |
原装优势!绝对公司现货 |
询价 | ||
LATTICE |
23+ |
BGA |
1068 |
专业优势供应 |
询价 | ||
Lattice |
2138+ |
BGA |
8960 |
专营BGA,QFP原装现货,假一赔十 |
询价 | ||
LATTCE |
22+ |
BGA |
2000 |
原装正品现货 |
询价 |