Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier

PRODUCT DESCRIPTION The ADN2809 provides the receiver functions of Quantization, Signal Level Detect and Clock and Data Recovery at rates of OC-3, OC-12, Gigabit Ethernet, OC-48 and all FEC rates. All SONET jitter requirements are met, including: Jitter Transfer; Jitter Generation; and Jitter Tol

文件：204.33 Kbytes 页数：13 Pages

AD

亚德诺

Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier

PRODUCT DESCRIPTION The ADN2809 provides the receiver functions of Quantization, Signal Level Detect and Clock and Data Recovery at rates of OC-3, OC-12, Gigabit Ethernet, OC-48 and all FEC rates. All SONET jitter requirements are met, including: Jitter Transfer; Jitter Generation; and Jitter Tol

文件：204.33 Kbytes 页数：13 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

PRODUCT DESCRIPTION The ADN2811 provides the receiver functions of quantization, signal level detect, and clock and data recovery at OC-48 and OC-48 FEC rates. All SONET jitter requirements are met, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted

文件：359.97 Kbytes 页数：16 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery

FEATURES Meets SONET requirements for jitter transfer/generation/ tolerance Quantizer sensitivity: 4 mV typical Adjustable slice level: ±100 mV 1.9 GHz minimum bandwidth Patented clock recovery architecture Loss of signal detect range: 3 mV to 15 mV Single reference clock frequency for both nati

文件：340.22 Kbytes 页数：20 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery

FEATURES Meets SONET requirements for jitter transfer/generation/ tolerance Quantizer sensitivity: 4 mV typical Adjustable slice level: ±100 mV 1.9 GHz minimum bandwidth Patented clock recovery architecture Loss of signal detect range: 3 mV to 15 mV Single reference clock frequency for both nati

文件：340.22 Kbytes 页数：20 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

PRODUCT DESCRIPTION The ADN2811 provides the receiver functions of quantization, signal level detect, and clock and data recovery at OC-48 and OC-48 FEC rates. All SONET jitter requirements are met, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted

文件：359.97 Kbytes 页数：16 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp

PRODUCT DESCRIPTION The ADN2811 provides the receiver functions of quantization, signal level detect, and clock and data recovery at OC-48 and OC-48 FEC rates. All SONET jitter requirements are met, including jitter transfer, jitter generation, and jitter tolerance. All specifications are quoted

文件：359.97 Kbytes 页数：16 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery

FEATURES Meets SONET requirements for jitter transfer/generation/ tolerance Quantizer sensitivity: 4 mV typical Adjustable slice level: ±100 mV 1.9 GHz minimum bandwidth Patented clock recovery architecture Loss of signal detect range: 3 mV to 15 mV Single reference clock frequency for both nati

文件：340.22 Kbytes 页数：20 Pages

AD

亚德诺

OC-48/OC-48 FEC Clock and Data Recovery

FEATURES Meets SONET requirements for jitter transfer/generation/ tolerance Quantizer sensitivity: 4 mV typical Adjustable slice level: ±100 mV 1.9 GHz minimum bandwidth Patented clock recovery architecture Loss of signal detect range: 3 mV to 15 mV Single reference clock frequency for both nati

文件：340.22 Kbytes 页数：20 Pages

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

FEATURES Serial data input: 12.3 Mb/s to 2.7 Gb/s Exceeds SONET requirements for jitter transfer/ generation/tolerance Quantizer sensitivity: 6 mV typical Adjustable slice level: ±100 mV Patented clock recovery architecture Loss of signal (LOS) detect range: 3 mV to 15 mV Independent slice

文件：409.25 Kbytes 页数：28 Pages

AD

亚德诺