Low-Voltage CMOS Quad 2-Input NAND Gate

Low-Voltage CMOS Quad 2-Input NAND Gate With 5 V−Tolerant Inputs The 74LVC00A is a high performance, quad 2−input NAND gate operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer imp

文件：95 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Quad 2-input NAND gate

DESCRIPTION The 74LVC00A is a high-performance, low power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply range of 1.2V to 3.6V • Complies with JEDEC standard no. 8-1A • Inputs accept voltages up to 5.5V • CMOS low pow

文件：86.62 Kbytes 页数：8 Pages

PHI

飞利浦

QUADRUPLE 2-INPUT NAND GATES

Description The 74LVC00A provides four independent 2-input NAND gates. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant to 5.5V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power d

文件：183.47 Kbytes 页数：9 Pages

DIODES

美台半导体

LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE HIGH PERFORMANCE

DESCRIPTION The 74LVC00A is a low voltage CMOS QUAD 2-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for 1.65 to 3.6 VCC operations and low power and low noise applications. ■ 5V TOLERANT INPUTS ■ HIGH SPEED: tPD = 4.3ns

文件：299.6 Kbytes 页数：8 Pages

STMICROELECTRONICS

意法半导体

Quad 2-input NAND gate

1. General description The 74LVC00A is a quad 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower inpu

文件：235.52 Kbytes 页数：12 Pages

NEXPERIA

安世

Quad 2-input NAND gate

1. General description The 74LVC00A is a quad 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower inpu

文件：235.52 Kbytes 页数：12 Pages

NEXPERIA

安世

Quad 2-input NAND gate

1. General description The 74LVC00A is a quad 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower inpu

文件：235.52 Kbytes 页数：12 Pages

NEXPERIA

安世

Quad 2-input NAND gate

DESCRIPTION The 74LVC00A is a high-performance, low power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply range of 1.2V to 3.6V • Complies with JEDEC standard no. 8-1A • Inputs accept voltages up to 5.5V • CMOS low pow

文件：86.62 Kbytes 页数：8 Pages

PHI

飞利浦

Quad 2-input NAND gate

DESCRIPTION The 74LVC00A is a high-performance, low power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. FEATURES • Wide supply range of 1.2V to 3.6V • Complies with JEDEC standard no. 8-1A • Inputs accept voltages up to 5.5V • CMOS low pow

文件：86.62 Kbytes 页数：8 Pages

PHI

飞利浦

Low-Voltage CMOS Quad 2-Input NAND Gate

Low-Voltage CMOS Quad 2-Input NAND Gate With 5 V−Tolerant Inputs The 74LVC00A is a high performance, quad 2−input NAND gate operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer imp

文件：95 Kbytes 页数：8 Pages

ONSEMI

安森美半导体