丝印：74HC259；Package：SO16；8-bit addressable latch

Features • High speed: tPD = 20 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 4 μA (max.) at TA = 25 °C • High noise immunity: VNIH = VNIL = 28 % VCC (min.) • Symmetrical output impedance: |IOH| = IOL = 4 mA (min) • Balanced propagation delays: tPLH ~= tPHL • Wide operating volta

文件：684.36 Kbytes 页数：19 Pages

STMICROELECTRONICS

意法半导体

丝印：74HC259Y；Package：SO16(automotivegrade)；8-bit addressable latch

Features • High speed: tPD = 20 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 4 μA (max.) at TA = 25 °C • High noise immunity: VNIH = VNIL = 28 % VCC (min.) • Symmetrical output impedance: |IOH| = IOL = 4 mA (min) • Balanced propagation delays: tPLH ~= tPHL • Wide operating volta

文件：684.36 Kbytes 页数：19 Pages

STMICROELECTRONICS

意法半导体

丝印：74HC280；Package：S014；9-bit parity generator

Features • High-speed: tPD = 22 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 4 μA (max.) at TA = 25 °C • High noise immunity: VNIH = VNIH = 28 % VCC (min) • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating v

文件：612.62 Kbytes 页数：14 Pages

STMICROELECTRONICS

意法半导体

丝印：74HC280Y；Package：SO14(automotivegrade)；9-bit parity generator

Features • High-speed: tPD = 22 ns (typ.) at VCC = 6 V • Low power dissipation: ICC = 4 μA (max.) at TA = 25 °C • High noise immunity: VNIH = VNIH = 28 % VCC (min) • Symmetrical output impedance: |IOH| = IOL = 4 mA (min.) • Balanced propagation delays: tPLH ≅ tPHL • Wide operating v

文件：612.62 Kbytes 页数：14 Pages

STMICROELECTRONICS

意法半导体

NAND Gates

The 74HC20; 74HCT20 is a dual 4-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. • Complies with JEDEC standard JESD7A\n• Low-power dissipation\n• Input levels:• For 74HC20: CMOS level\n• For 74HCT20: TTL level\n\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +80 °C and from -40 °C t;

Nexperia

安世

Dual 4-input NAND gate

The 74HC20-Q100; 74HCT20-Q100 is a dual 4-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Complies with JEDEC standard JESD7A\n• Low-power dissipation\n• Input levels:• For 74HC20-Q100: CMOS level\n• For 74HCT20-Q100: TTL level\n\n• ESD protection:• MI;

Nexperia

安世

Dual 4-input NAND gate

The 74HC20; 74HCT20 is a dual 4-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. • Complies with JEDEC standard JESD7A\n• Low-power dissipation\n• Input levels:• For 74HC20: CMOS level\n• For 74HCT20: TTL level\n\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +80 °C and from -40 °C t;

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND 2CH 4-INP 14SO

Nexperia USA Inc.

Package：14-SSOP（0.209"，5.30mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND 2CH 4-INP 14SSOP

Nexperia USA Inc.

Package：14-SSOP（0.209"，5.30mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC GATE NAND 2CH 4-INP 14SSOP

Nexperia USA Inc.