首页>74ALVT162821DGG>规格书详情
74ALVT162821DGG中文资料2.5 V / 3.3 V 20-bit bus-interface D-type flip-flop, positive-edge trigger with 30 Ohm termination resistors; 3-state数据手册Nexperia规格书
74ALVT162821DGG规格书详情
描述 Description
The 74ALVT162821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. It is designed for VCC operation at 2.5V or 3.3V with I/O compatibility to 5V.
The 74ALVT162821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.
Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.
The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.
The active Low Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is Low, the data in the register appears at the outputs. When nOE is Highthe outputs are in high impedance \"off\" state, which means they will neither drive nor load the bus.
The 74ALVT162821 is designed with 30 Ω series resistance in both High and Low output stages. This design reduces the line noise in applications such as memory address drivers, clock drivers and bus receivers/transmitters. The series termination resistors reduce overshoot and undershoot and are ideal for driving memory arrays.
特性 Features
• Outputs include series resistance of 30 Ω making external termination resistors unnecessary
• 20-bit positive-edge triggered register
• 5 V I/O Compatible
• Multiple VCC and GND pins minimize switching noise
• Live insertion/extraction permitted
• Power-up reset
• Power-up 3-State
• Output capability ±12 mA
• Latch-up protection exceeds 500 mA per Jedec Std 17
• ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
• Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
技术参数
- 制造商编号
:74ALVT162821DGG
- 生产厂家
:Nexperia
- VCC (V)
:2.3 - 3.6
- Logic switching levels
:TTL
- Output drive capability (mA)
:± 12
- tpd (ns)
:3.2
- fmax (MHz)
:150
- Power dissipation considerations
:medium
- Tamb (°C)
:-40~85
- Rth(j-a) (K/W)
:93
- Ψth(j-top) (K/W)
:21.0
- Package name
:TSSOP56
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
PHI |
23+ |
TSSOP |
12300 |
询价 | |||
恩XP |
21+ |
TSSOP-56 |
8080 |
只做原装,质量保证 |
询价 | ||
Nexperia USA Inc. |
24+ |
56-TFSOP(0.240 |
56300 |
询价 | |||
恩XP |
24+ |
1476 |
原装现货,免费供样,技术支持,原厂对接 |
询价 | |||
恩XP |
23+ |
TSSOP-56 |
8080 |
原装正品,支持实单 |
询价 | ||
Nexperia |
2022+ |
原厂原包装 |
8600 |
全新原装 支持表配单 中国著名电子元器件独立分销 |
询价 | ||
NEXPERIA/安世 |
2447 |
SOT364-1 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
询价 | ||
Nexperia(安世) |
24+ |
TSSOP566.1mm |
7350 |
现货供应,当天可交货!免费送样,原厂技术支持!!! |
询价 | ||
Nexperia USA Inc. |
25+ |
56-TSSOP |
9350 |
独立分销商 公司只做原装 诚心经营 免费试样正品保证 |
询价 | ||
恩XP |
23+ |
TSSOP-56 |
8080 |
正规渠道,只有原装! |
询价 |