DOUBLE DATA RATE DDR SDRAM

Functional Description The DDR SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write acce

文件：2.55598 Mbytes 页数：68 Pages

MICRON

美光

DDR SDRAM

• VDD = 2.5V ±0.2V, VDDQ = 2.5V ±0.2V\n• Bidirectional data strobe(DQS)transmitted/\n• Internal, pipelined double-data-rate(DDR)architecture; two data accesses per clock cycle\n• Commands entered on each positive CK edge\n• DLL to align DQ and DQS transitions with CK\n• Data mask(DM)for masking writ;

Micron

美光

IC DRAM 512M PARALLEL 66TSOP

Micron

美光

Package：60-TFBGA；包装：卷带（TR） 类别：集成电路（IC） 存储器 描述：IC DRAM 512MBIT PARALLEL 60FBGA

Micron Technology Inc.

Package：60-TFBGA；包装：卷带（TR） 类别：集成电路（IC） 存储器 描述：IC DRAM 512MBIT PARALLEL 60FBGA

Micron Technology Inc.

Package：60-TFBGA；包装：卷带（TR） 类别：集成电路（IC） 存储器 描述：IC DRAM 512MBIT PARALLEL 60FBGA

Micron Technology Inc.