3.3V / 2,5V 1:14 LVCMOS PLL CLOCK GENERATOR

3.3V/2.5V 1:14 LVCMOS PLL Clock Generator The MPC9774 is a 3.3V or 2.5V compatible, 1:14 PLL based clock generator targeted for high performance low-skew clock distribution in mid-range to high-performance networking, computing and telecom applications. With output frequencies up to 125 MHz and o

文件：217.2 Kbytes 页数：16 Pages

MOTOROLA

摩托罗拉

1:14 LVCMOS Clock Generator

The MPC9774 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC9774 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The reference clock frequency and the divider for the feedba 1:14 PLL based low-voltage clock generator\n3.3V power supply\nInternal power–on reset\nGenerates clock signals up to 125 MHz\nMaximum output skew of 175 ps\nTwo LVCMOS PLL reference clock inputs\nExternal PLL feedback supports zero-delay capability\nVarious feedback and output dividers (see applica;

Renesas

瑞萨

IC PLL CLK GEN 1:14 3.3V 52-LQFP

Renesas

瑞萨

Package：52-LQFP；包装：卷带（TR） 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL CLK GEN 1:14 3.3V 52-LQFP

Renesas Electronics America Inc

Package：52-LQFP；包装：卷带（TR） 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL CLK GEN 1:14 3.3V 52-LQFP

Renesas Electronics America Inc

Package：52-LQFP；包装：卷带（TR） 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC PLL CLK GEN 1:14 3.3V 52-LQFP

Renesas Electronics America Inc