Differential LVPECL to LVTTL Translator

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outl

文件：66.08 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

文件：209.34 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

文件：83.93 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

LVPECL/LVDS/CML 到 LVTTL/LVCMOS 差分转换器

The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL/LVDS/CML input levels and LVTTL/LVCMOS output levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package makes the EPT21 ideal for applications which require the translation of • 1.4ns Typical Propagation Delay\n• Maximum Frequency > 275 MHz Typical\n• 24mA TTL outputs\n• LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs\n• The 100 Series Contains Temperature Compensation\n• VBB Output\n• New Differential Input Common Mode Range;

ONSEMI

安森美半导体

Differential LVPECL to LVTTL Translator

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outl

文件：66.08 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

Differential LVPECL to LVTTL Translator

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outl

文件：66.08 Kbytes 页数：4 Pages

ONSEMI

安森美半导体

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

文件：83.93 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

文件：132.9 Kbytes 页数：9 Pages

ONSEMI

安森美半导体

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

文件：83.93 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Evaluation Board Manual for High Frequency SOIC 8

文件：202.47 Kbytes 页数：20 Pages

ONSEMI

安森美半导体