MC100EP196B中文资料3.3 V ECL 可编程延迟芯片，带 FTUNE数据手册ONSEMI规格书

描述 Description

The MC100EP196B is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar architecture to the EP195 with the added feature of further tunability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCC to VEE to fine tune the output delay from 0 to 60 ps. The delay section consists of a programmable matrix of gates and multiplexers as shown in the logic diagram, Figure 2. The delay increment of the EP196B has a digitally selectableresolution of about 10 ps and a net range of up to 10.4 ns. The required delay is selected by the 10 data select inputs D(9:0) values and controlled by the LEN (pin 10). A LOW level on LEN allows a transparent LOAD mode of real time delay values by D(9:0). A LOW to HIGH transition on LEN will LOCK and HOLD current values present against any subsequent changes in D(10:0). The approximate delay values for varying tap numbers correlating to D0 (LSB) through D9 (MSB) are shown in Table 6 and Figure 3.

特性 Features

• Maximum Input Clock Frequency >1.2 GHz Typical
• Programmable Range: 0 ns to 10 ns
• Delay Range: 2.2 ns to 12.4 ns
• 10 ps Increments
• Linearity 40 ps max
• PECL Mode Operating Range:VCC = 3.0 V to 3.6 V with VEE = 0 V
• NECL Mode Operating Range:VCC = 0 V with VEE = 3.0 V to 3.6 V
• IN/INb Inputs Accept LVPECL, LVNECL, LVDS Levels
• A Logic High on the ENb Pin Will Force Q to Logic Low
• D10:0 Can Select Either LVPECL, LVCMOS, or LVTTL Input Levels
• VBB Output Reference Voltage

应用 Application

• Automated Test Equipment (ATE)

简介

MC100EP196B属于集成电路（IC）的延迟线。由ONSEMI制造生产的MC100EP196B延迟线时钟延迟线产品族中的产品属于数字器件，用于在数字信号中引入时间延迟，以便将提交给器件输入的信号跃迁，经过某一已知时间之后在输出端复现。它们常用于高速数字系统，以校正或补偿不同信号路径之间的信号传播时间的偏差。这些器件可用于产生固定、可选或可变持续时间的延迟。