5V ECL 첨2/4, 첨4/6 Clock Generation Chip

The MC100EL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. Features • 50 ps Output-to-Output Skew • Synchrono

文件：120.61 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

첨2/4,첨4/6 Clock Generation Chip

The MC100LVEL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The MC100EL39 is pin and functionally equivalent to the MC100LVEL39 but is specified for operation at the standard 100K ECL voltage supply. • 50ps Output-to-Output S

文件：127.04 Kbytes 页数：4 Pages

Motorola

摩托罗拉

MC100EL39: 5.0 V ECL ÷2, ÷4, ÷8 Clock Generation Chip

The MC100EL39 is a low skew divide by 2/4, divide by 4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned.The VBB pin, an internally generated voltag 50 ps Output-to-Output Skew\nSynchronous Enable/Disable\nMaster Reset for Synchronization\nESD Protection: > 2 KV HBM, > 100 V MM\nThe 100 Series Contains Temperature Compensation\nPECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V\nNECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V ;

ONSEMI

安森美半导体

첨2/4,첨4/6 Clock Generation Chip

The MC100LVEL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The MC100EL39 is pin and functionally equivalent to the MC100LVEL39 but is specified for operation at the standard 100K ECL voltage supply. • 50ps Output-to-Output S

文件：127.04 Kbytes 页数：4 Pages

Motorola

摩托罗拉

5V ECL 첨2/4, 첨4/6 Clock Generation Chip

The MC100EL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. Features • 50 ps Output-to-Output Skew • Synchrono

文件：120.61 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

5V ECL 첨2/4, 첨4/6 Clock Generation Chip

The MC100EL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. Features • 50 ps Output-to-Output Skew • Synchrono

文件：120.61 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

5V ECL 첨2/4, 첨4/6 Clock Generation Chip

The MC100EL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. Features • 50 ps Output-to-Output Skew • Synchrono

文件：120.61 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

5V ECL 첨2/4, 첨4/6 Clock Generation Chip

The MC100EL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. Features • 50 ps Output-to-Output Skew • Synchrono

文件：120.61 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

5 V ECL Clock Generation Chip

文件：159.09 Kbytes 页数：7 Pages

ONSEMI

安森美半导体

5 V ECL Clock Generation Chip

文件：159.09 Kbytes 页数：7 Pages

ONSEMI

安森美半导体