512Mb D-die DDR SDRAM Specification

Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif

文件：367.85 Kbytes 页数：24 Pages

SAMSUNG

三星

512Mb D-die DDR SDRAM Specification

Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif

文件：367.85 Kbytes 页数：24 Pages

SAMSUNG

三星

512Mb D-die DDR SDRAM Specification

Key Features • VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR266, 333 • VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400 • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16) • Four banks operation • Dif

文件：367.85 Kbytes 页数：24 Pages

SAMSUNG

三星

128Mb DDR SDRAM

Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (

文件：669.27 Kbytes 页数：53 Pages

SAMSUNG

三星

128Mb DDR SDRAM

Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (

文件：669.27 Kbytes 页数：53 Pages

SAMSUNG

三星

128Mb DDR SDRAM

Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (

文件：669.27 Kbytes 页数：53 Pages

SAMSUNG

三星

128Mb DDR SDRAM

Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (

文件：669.27 Kbytes 页数：53 Pages

SAMSUNG

三星

128Mb DDR SDRAM

Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (

文件：669.27 Kbytes 页数：53 Pages

SAMSUNG

三星

128Mb DDR SDRAM

Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • DLL aligns DQ and DQS transition with CK transition • MRS cycle with address key programs -. Read latency 2, 2.5 (

文件：669.27 Kbytes 页数：53 Pages

SAMSUNG

三星

512Mb F-die DDR SDRAM Specification

Consumer Memory

文件：367.25 Kbytes 页数：24 Pages

SAMSUNG

三星