首页>商情资讯>企业新闻

阿特拉EPF6024ATC144

2023-2-27 10:31:00
  • ■ Flexible clock management circuitry with up to four phase-locked loops (PLLs) – Built-in low-skew clock tree – Up to eight global clock signals

■ Flexible clock management circuitry with up to four phase-locked

loops (PLLs)

– Built-in low-skew clock tree

– Up to eight global clock signals

– ClockLock

?

feature reducing clock delay and skew

– ClockBoost

?

feature providing clock multiplication and division

– ClockShift

TM

programmable clock phase and delay shifting

■ Powerful I/O features

– Compliant with peripheral component interconnect Special

Interest Group (PCI SIG) PCI Local Bus Specification,

Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits

– Support for high-speed external memories, including DDR

SDRAM and ZBT SRAM (ZBT is a trademark of Integrated

Device Technology, Inc.)

– Bidirectional I/O performance (tCO + tSU) up to 250 MHz

– LVDS performance up to 840 Mbits per channel

– Direct connection from I/O pins to local interconnect providing

fast tCO and tSU times for complex logic

– MultiVolt I/O interface support to interface with 1.8-V, 2.5-V,

3.3-V, and 5.0-V devices (see Table 3)

– Programmable clamp to VCCIO

– Individual tri-state output enable control for each pin

– Programmable output slew-rate control to reduce switching

noise

– Support for advanced I/O standards, including low-voltage

differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning

transceiver logic plus (GTL+), and high-speed terminated logic

(HSTL Class I)

– Pull-up on I/O pins before and during configuration

■ Advanced interconnect structure

– Four-level hierarchical FastTrack?

Interconnect structure

providing fast, predictable interconnect delays

– Dedicated carry chain that implements arithmetic functions such

as fast adders, counters, and comparators (automatically used by

software tools and megafunctions)

– Dedicated cascade chain that implements high-speed,

high-fan-in logic functions (automatically used by software tools

and megafunctions)

– Interleaved local interconnect allows one LE to drive 29 other

LEs through the fast local interconnect

■ Advanced packaging options

– Available in a variety of packages with 144 to 1,020 pins (see

Tables 4 through 7)

– FineLine BGA?

packages maximize board space efficiency

■ Advanced software support

– Software design support and automatic place-and-route

provided by the Altera?

Quartus?

II development system for

专业代理,全新到货,大量现货欢迎询问!!!

质优价廉,品质保证!

批号:12+

专业代理全线产品,优势的进货渠道,专业的销售团队,一手货源,全国最低价供应!

为您提供专业、快捷、可靠的产品

深圳斯普仑科技有限公司

Shenzhen Spring Technology Co.,Ltd

地址:深圳市福田区振兴西路101栋华匀大厦730室

Add:Rm 730, Huayun building, Zhenxing Rd, Futian district,Shenzhen City, Guangdong Province 518031

成先生

电话(Tel):(+86-755) 8352 1389/ 8350 5153

传真(Fax):(+86-755) 8350 2530

邮箱: 2433941092@qq.com

网址:http://www.szspl-ic.com/ http://www.splkj.com/