Quad. Bistable Latches

Description This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data inp

文件：97.06 Kbytes 页数：7 Pages

RENESAS

瑞萨

Quad. Bistable Latches

Description This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data inp

文件：97.06 Kbytes 页数：7 Pages

RENESAS

瑞萨

Quad. Bistable Latches

Description This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data inp

文件：97.06 Kbytes 页数：7 Pages

RENESAS

瑞萨

QUAD D TYPE LATCH

DESCRIPTION The M54/74HC375 is a high speed CMOS QUADD TYPE LATCH fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combinedwithtrue CMOSlowpower consumption. It contains two groups of 2-bit latches controlled by an enable input (G1 . 2 or G3 . 4). ■ HI

文件：245.42 Kbytes 页数：11 Pages

STMICROELECTRONICS

意法半导体