7-stage Binary Counter

Description The HD74HC4024 is a 7-stage counter. This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input. Features • High Speed Operation: tpd (Clock to Q1) = 14 ns typ (CL

文件：47.75 Kbytes 页数：8 Pages

HitachiHitachi Semiconductor

日立日立公司

7-stage Binary Counter

Description The HD74HC4024 is a 7-stage counter. This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input. Features • High Speed Operation: tpd (Clock to Q1) = 14 ns

文件：91.59 Kbytes 页数：7 Pages

RENESAS

瑞萨

7-stage Binary Counter

HITACHI

日立

Standard IC>General-Purpose Logics>HD74HC Series

Renesas

瑞萨

7-stage Binary Counter

Description The HD74HC4024 is a 7-stage counter. This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input. Features • High Speed Operation: tpd (Clock to Q1) = 14 ns

文件：91.59 Kbytes 页数：7 Pages

RENESAS

瑞萨

7-stage Binary Counter

Description The HD74HC4024 is a 7-stage counter. This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input. Features • High Speed Operation: tpd (Clock to Q1) = 14 ns

文件：91.59 Kbytes 页数：7 Pages

RENESAS

瑞萨

7-stage Binary Counter

Description The HD74HC4024 is a 7-stage counter. This device is incremented on the falling edge (negative transition) of the input clock, and all its output is reset to a low level by applying a logical high on its reset input. Features • High Speed Operation: tpd (Clock to Q1) = 14 ns

文件：91.59 Kbytes 页数：7 Pages

RENESAS

瑞萨