1. Cyclone III Device Family Overview

Cyclone III Device Family Overview Cyclone® III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silicon optimizations and software features to minimize power cons

文件：395.27 Kbytes 页数：14 Pages

ALTERA

阿尔特

Cyclone III low-cost FPGAs

Cyclone III Device Family Overview Cyclone® III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silicon optimizations and software features to minimize power cons

文件：442.23 Kbytes 页数：8 Pages

ALTERA

阿尔特

1. Cyclone III Device Datasheet

文件：849.91 Kbytes 页数：34 Pages

ALTERA

阿尔特

Cyclone III low-cost FPGAs

文件：406.64 Kbytes 页数：8 Pages

ALTERA

阿尔特

Cyclone III Device Handbook

Cyclone III Device Family Overview\nCyclone® III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silicon optimizations and software features to minimize power consum

Intel

英特尔

EP3C10E144C7N - 芯片, FPGA, CYCLONE III, 10K单元, EQFP144

The EP3C10E144C7N is a Cyclone® III FPGA consists of 10320 vertically arranged logic elements (LEs), 414kb of embedded memory and 23 18 x 18 embedded multipliers. The architectures include highly efficient interconnect and low-skew clock networks, providing connectivity between logic structures for ·2 Phase-locked loops\n·70 Differential channels\n·Hot-socketing operation support\n·Routing architecture optimized for design separation flow with the Quartus® II software\n·Ability to disable external JTAG port\n·Error detection (ED) cycle indicator to core\n·Internal oscillator enables system mon;

Intel

英特尔

EP3C10E144C8N - 芯片, FPGA, CYCLONE III, 10K单元, 144EQFP

The EP3C10E144C8N is a Cyclone® III FPGA consists of 10320 vertically arranged logic elements (LEs), 414kb of embedded memory and 23 18 x 18 embedded multipliers. The architectures include highly efficient interconnect and low-skew clock networks, providing connectivity between logic structures for ·2 Phase-locked loops\n·70 Differential channels\n·Hot-socketing operation support\n·Routing architecture optimized for design separation flow with the Quartus® II software\n·Ability to disable external JTAG port\n·Error detection (ED) cycle indicator to core\n·Internal oscillator enables system mon;

Intel

英特尔

Package：144-LQFP 裸露焊盘；包装：托盘 类别：集成电路（IC） FPGA（现场可编程门阵列） 描述：IC FPGA 94 I/O 144EQFP

INTEL

英特尔

Package：144-LQFP 裸露焊盘；包装：托盘 类别：集成电路（IC） FPGA（现场可编程门阵列） 描述：IC FPGA 94 I/O 144EQFP

INTEL

英特尔

Package：144-LQFP 裸露焊盘；包装：托盘 类别：集成电路（IC） FPGA（现场可编程门阵列） 描述：IC FPGA 94 I/O 144EQFP

INTEL

英特尔