丝印：DS90CF383BMT；Package：TSSOP；3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

1FEATURES 23• No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered. • Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or −5&

文件：835.99 Kbytes 页数：19 Pages

TI

德州仪器

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

TI

德州仪器

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

1FEATURES 23• No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered. • Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or −5&

文件：835.99 Kbytes 页数：19 Pages

TI

德州仪器

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

文件：261.829 Kbytes 页数：11 Pages

TI

德州仪器

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

文件：261.829 Kbytes 页数：11 Pages

TI

德州仪器

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

文件：261.829 Kbytes 页数：11 Pages

TI

德州仪器

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

General Description The DS90CF383 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of

文件：261.829 Kbytes 页数：11 Pages

TI

德州仪器

3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link??5 MHz

文件：262.55 Kbytes 页数：11 Pages

TI

德州仪器

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：304.25 Kbytes 页数：11 Pages

NSC

国半

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

文件：304.25 Kbytes 页数：11 Pages

NSC

国半