CDCE62002数据手册集成电路（IC）的时钟发生器PLL频率合成器规格书PDF

描述 Description

The CDCE62002 device is a high-performance clock generator featuring low output jitter, a high degree of configurability through a SPI interface, and programmable start-up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62002 achieves jitter performance under 0.5 ps RMS
.
It incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes two individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (ranging from 10.94 MHz to 1.175 GHz(2)). If Both outputs are configured in single-ended mode (such as LVCMOS), the CDCE62002 supports up to four outputs. The input block includes one universal differential inputs which support frequencies up to 500 MHz and an auxiliary input that can be configured to connect to an external AT-Cut crystal through an onboard oscillator block. The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference through the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.

10-kHz to 20-MHz integration bandwidth. (2) Frequency range depends on operational mode and output format selected.

特性 Features

• Frequency Synthesizer With PLL/VCO and Partially Integrated Loop Filter
• Fully Configurable Outputs Including Frequency and Output Format
• Smart Input Multiplexer Automatically Switches Between One of Two Reference Inputs
• Multiple Operational Modes Include Clock Generation Through Crystal, SERDES Start-Up Mode, Jitter Cleaning, and Oscillator Based Holdover Mode
• Integrated EEPROM Determines Device Configuration at Power Up
• Excellent Jitter Performance
• Integrated Frequency Synthesizer Including PLL, Multiple VCOs, and Loop Filter:
- Full Programmability Facilitates Phase Noise Performance Optimization Enabling Jitter Cleaner Mode
• Programmable Charge Pump Gain and Loop Filter Settings
• Unique Dual-VCO Architecture Supports a Wide Tuning Range 1.750 GHz to 2.356 GHz.
• Universal Output Blocks Support Up to 2 Differential, 4 Single-Ended, or Combinations of Differential or Single-Ended:
- 0.5 ps RMS (10 kHz to 20 MHz) Output Jitter Performance
• Low Output Phase Noise: –130 dBc/Hz at 1 MHz Offset, Fc = 491.52 MHz
• Output Frequency Ranges From 10.94 MHz to 1.175 GHz in Synthesizer Mode
• LVPECL, LVDS, and LVCMOS
• Independent Output Dividers Support Divide Ratios for 1, 2, 3, 4, 5, 8, 10, 12, 16, 20, 24, and 32
• Flexible Inputs With Innovative Smart Multiplexer:
- Two Universal Differential Inputs Accept Frequencies from 1 MHz up to 500 MHz (LVPECL), 500 MHz (LVDS), or 250 MHz (LVCMOS)
• One Auxiliary Input Accepts Crystals in the Range of 2 MHz to 42 MHz
• Clock Generator Mode Using Crystal Input
• Smart Input Multiplexer Can be Configured to Automatically Switch Between Highest Priority Clock Source Available Allowing for Fail-Safe Operation
• Typical Power Consumption 750 mW at 3.3 V
• Integrated EEPROM Stores Default Settings; Therefore, the Device Can Power Up in a Known, Predefined State
• Offered in QFN-32 Package
• ESD Protection Exceeds 2000 V HBM
• Industrial Temperature Range: –40°C to +85°C
• APPLICATIONS
- Data Converter and Data Aggregation Clocking
• Wireless Infrastructure
• Switches and Routers
• Medical Electronics
• Military and Aerospace
• Industrial
• Clock Generation and Jitter Cleaning
All other trademarks are the property of their respective owners