CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

文件：475.92 Kbytes 页数：11 Pages

TI

德州仪器

CMOS DUAL 64-STAGE STATIC SHIFT REGISTER

文件：245.55 Kbytes 页数：6 Pages

TI

德州仪器

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes 页数：9 Pages

TI

德州仪器

丝印：CD4517BE；Package：PDIP；CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

文件：475.92 Kbytes 页数：11 Pages

TI

德州仪器

丝印：CD4517BE；Package：PDIP；CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

文件：475.92 Kbytes 页数：11 Pages

TI

德州仪器

丝印：CD4517BF3A；Package：CDIP；CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

文件：475.92 Kbytes 页数：11 Pages

TI

德州仪器

丝印：CD4517BF3A；Package：CDIP；CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

文件：475.92 Kbytes 页数：11 Pages

TI

德州仪器

CMOS Dual 64-Stage Static Shift Register

Features: ® Low quiescent current — 10 nA/pkg (typ.) atVpp=5V ® Clock frequency 12 MHz (typ.} at Vpp=10V ® Schmitt trigger clock inputs allow operation with very slow clock rise and fall times = Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads

文件：475.92 Kbytes 页数：11 Pages

TI

德州仪器

CMOS Dual 64-Stage Static Shift Register

Description CD4517BMS dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32rd, 48th, and 64th stages. These taps also serve as input points allowing data to be inputted

文件：116.61 Kbytes 页数：9 Pages

Intersil

Cmos Dual 64-stage Static Shift Register

文件：414.75 Kbytes 页数：9 Pages

TI

德州仪器