丝印：ICS87016AYLF；Package：LQFP；Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

FEATURES • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1, nCLK1 or LVCMOS clock input • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Maxi

文件：865.7 Kbytes 页数：16 Pages

RENESAS

瑞萨

丝印：ICS87016AYLF；Package：LQFP；Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

FEATURES • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1, nCLK1 or LVCMOS clock input • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Maxi

文件：865.7 Kbytes 页数：16 Pages

RENESAS

瑞萨

丝印：ICS87016AYLF；Package：LQFP；Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

FEATURES • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1, nCLK1 or LVCMOS clock input • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Maxi

文件：865.7 Kbytes 页数：16 Pages

RENESAS

瑞萨

丝印：ICS87016AYLF；Package：LQFP；Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

FEATURES • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1, nCLK1 or LVCMOS clock input • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Maxi

文件：865.7 Kbytes 页数：16 Pages

RENESAS

瑞萨

Low Skew, 1-to-16 LVCMOS/LVTTL Clock Generator

Features • Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs) • Selectable differential CLK1/CLK1 or LVCMOS/LVTTL clock input • CLK1, CLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • CLK0 supports the following input types: LVCMOS, LVTTL • Max

文件：898.68 Kbytes 页数：16 Pages

RENESAS

瑞萨

丝印：ICS8701CYILF；Package：LQFP；Low Skew, ÷1, ÷2 Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • LVCMOS / LVTTL clock input • Maximum input frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Bank skew: 200ps • Output skew: 250ps • Multiple frequency skew: 300ps • Par

文件：341.61 Kbytes 页数：15 Pages

RENESAS

瑞萨

丝印：ICS8701CYILF；Package：LQFP；Low Skew, ÷1, ÷2 Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • LVCMOS / LVTTL clock input • Maximum input frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Bank skew: 200ps • Output skew: 250ps • Multiple frequency skew: 300ps • Par

文件：341.61 Kbytes 页数：15 Pages

RENESAS

瑞萨

丝印：ICS8701CYLF；Package：LQFP；Low Skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • One LVCMOS/LVTTL clock input • Maximum output frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Output skew: 250ps (maximum) • Part-to-part skew: 600ps (maximum) • Bank s

文件：373.8 Kbytes 页数：14 Pages

RENESAS

瑞萨

丝印：ICS8701CYLF；Package：LQFP；Low Skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • One LVCMOS/LVTTL clock input • Maximum output frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Output skew: 250ps (maximum) • Part-to-part skew: 600ps (maximum) • Bank s

文件：373.8 Kbytes 页数：14 Pages

RENESAS

瑞萨

Low Skew, ÷1, ÷2 Clock Generator

FEATURES • Twenty LVCMOS outputs, 7Ω typical output impedance • LVCMOS / LVTTL clock input • Maximum input frequency: 250MHz • Bank enable logic allows unused banks to be disabled in reduced fanout applications • Bank skew: 200ps • Output skew: 250ps • Multiple frequency skew: 300ps • Par

文件：341.61 Kbytes 页数：15 Pages

RENESAS

瑞萨