WAN PLL WITH SINGLE REFERENCE INPUT

文件：375.4 Kbytes 页数：27 Pages

IDT

WAN PLL WITH SINGLE REFERENCE INPUT

Renesas

瑞萨

WAN PLL WITH SINGLE REFERENCE INPUT

文件：149.02 Kbytes 页数：28 Pages

IDT

WAN PLL WITH SINGLE REFERENCE INPUT

文件：1.45883 Mbytes 页数：28 Pages

IDT

WAN PLL With Single Reference Input

The 82V3001A is a WAN PLL with single reference input. It contains a Digital Phase-Locked Loop (DPLL), which generates ST-BUS clocks and framing signals that are phase locked to a 2.048 MHz, 1.544 MHz or 8 kHz input reference. The 82V3001A provides eight types of clock signals (C1.5o, C3o, C6o, C2o, • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces\n• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface\n• Selectable input reference signal: 8 kHz, 1.544 MHz or 2.048 MHz\n• Provides eight types of clock signals: C;

Renesas

瑞萨

Package：56-BSSOP（0.295"，7.50mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 应用特定时钟/定时 描述：IC PLL WAN W/SGL REF INP 56SSOP

RENESAS

瑞萨

Package：56-BSSOP（0.295"，7.50mm 宽）；包装：卷带（TR） 类别：集成电路（IC） 应用特定时钟/定时 描述：IC PLL WAN W/SGL REF INP 56-SSOP

RENESAS

瑞萨