74LVC574: Low Voltage CMOS Octal D Flip-Flop Flow Through Pinout

The 74LVC574A is a high performance, non-inverting octal D-type flip-flop operating from a 1.2 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5 Designed for 1.2 to 3.6 V VCC Operation\n5 V Tolerant − Interface Capability With 5 V TTL Logic\nSupports Live Insertion and Withdrawal\nIOFF Specification Guarantees High Impedance When VCC = 0 V\n24 mA Output Sink and Source Capability\nNear Zero Static Supply Current in All Three Logic States (10;

ONSEMI

安森美半导体

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the

文件：271.63 Kbytes 页数：15 Pages

NEXPERIA

安世

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State

DESCRIPTION The 74LVC574A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. FEATURES • 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic • Supply voltage range of 2.7V to 3.6V • Complies with JEDEC

文件：99.8 Kbytes 页数：10 Pages

PHI

PHI

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the

文件：271.63 Kbytes 页数：15 Pages

NEXPERIA

安世

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the

文件：271.63 Kbytes 页数：15 Pages

NEXPERIA

安世

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State

DESCRIPTION The 74LVC574A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. FEATURES • 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic • Supply voltage range of 2.7V to 3.6V • Complies with JEDEC

文件：99.8 Kbytes 页数：10 Pages

PHI

PHI

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State

DESCRIPTION The 74LVC574A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. FEATURES • 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic • Supply voltage range of 2.7V to 3.6V • Complies with JEDEC

文件：99.8 Kbytes 页数：10 Pages

PHI

PHI

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State

DESCRIPTION The 74LVC574A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. FEATURES • 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic • Supply voltage range of 2.7V to 3.6V • Complies with JEDEC

文件：99.8 Kbytes 页数：10 Pages

PHI

PHI

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the

文件：271.63 Kbytes 页数：15 Pages

NEXPERIA

安世

Low-Voltage CMOS Octal Buffer Flow Through Pinout

文件：101.31 Kbytes 页数：10 Pages

ONSEMI

安森美半导体