12-stage binary ripple counter

1. General description The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stage

文件：275.04 Kbytes 页数：16 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：762.31 Kbytes 页数：19 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：762.31 Kbytes 页数：19 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：762.31 Kbytes 页数：19 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：762.31 Kbytes 页数：19 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：762.31 Kbytes 页数：19 Pages

NEXPERIA

安世

12-stage binary ripple counter

The 74HC4040-Q100; 74HCT4040-Q100 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all o • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C\n\n• Complies with JEDEC standard no. 7A\n• Input levels:• For 74HC4040-Q100: CMOS level\n• For 74HCT4040-Q100: TTL level\n\n• ESD protection:• MIL-STD-883, method 301;

Nexperia

安世

12-stage binary ripple counter

The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW • Complies with JEDEC standard no. 7A\n• Input levels:• For 74HC4040: CMOS level\n• For 74HCT4040: TTL level\n\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +85 °C and from -40 °C to +125 °C;

Nexperia

安世

74HC4040DB - 12-stage binary ripple counter

12-stage binary ripple counter - The 74HC4040; 74HCT4040 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter ·Complies with JEDEC standard no. 7A\n·Input levels:·For 74HC4040: CMOS level\n·For 74HCT4040: TTL level;

Nexperia

安世

Package：16-VFQFN 裸露焊盘；包装：管件 类别：集成电路（IC） 计数器，除法器 描述：IC BINARY COUNTER ASYNC 16DHVQFN

Nexperia USA Inc.