Johnson decade counter with 10 decoded outputs

General description The 74HC4017-Q100; 74HCT4017-Q100 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9). It has an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). Either a LOW-to-HIGH tr

文件：757.55 Kbytes 页数：22 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Johnson decade counter with 10 decoded outputs

General description The 74HC4017; 74HCT4017 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4017. The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded active HIGH outputs (Q0 to Q9), an active LOW output from the most significant flip-flop (Q5-9), act

文件：132.49 Kbytes 页数：23 Pages

恩XP

Johnson decade counter with 10 decoded outputs

GENERAL DESCRIPTION The 74HC/HCT4017 are high-speed Si-gate CMOS devices and are pin compatible with the “4017” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：86.49 Kbytes 页数：12 Pages

PHI

飞利浦

Johnson decade counter with 10 decoded outputs

GENERAL DESCRIPTION The 74HC/HCT4017 are high-speed Si-gate CMOS devices and are pin compatible with the “4017” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：86.49 Kbytes 页数：12 Pages

PHI

飞利浦

Johnson decade counter with 10 decoded outputs

General description The 74HC4017; 74HCT4017 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4017. The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded active HIGH outputs (Q0 to Q9), an active LOW output from the most significant flip-flop (Q5-9), act

文件：132.49 Kbytes 页数：23 Pages

恩XP

Johnson decade counter with 10 decoded outputs

1. General description The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a

文件：310.09 Kbytes 页数：20 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Johnson decade counter with 10 decoded outputs

General description The 74HC4017-Q100; 74HCT4017-Q100 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9). It has an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). Either a LOW-to-HIGH tr

文件：757.55 Kbytes 页数：22 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Johnson decade counter with 10 decoded outputs

General description The 74HC4017-Q100; 74HCT4017-Q100 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9). It has an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). Either a LOW-to-HIGH tr

文件：757.55 Kbytes 页数：22 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Johnson decade counter with 10 decoded outputs

The 74HC4017-Q100; 74HCT4017-Q100 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9). It has an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). Either a LOW-to-HIGH transition at CP0 while C • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C\n\n• Wide supply voltage range from 2.0 V to 6.0 V\n• Input levels:• For 74HC4017-Q100: CMOS level\n• For 74HCT4017-Q100: TTL level\n\n• Complies with JEDEC standard n;

Nexperia

安世

Johnson decade counter with 10 decoded outputs

The 74HC4017; 74HCT4017 is a 5‑stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip‑flop (Q5‑9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a LOW‑to‑HIGH transition at C • Wide supply voltage range from 2.0 V to 6.0 V\n• Input levels:• For 74HC4017: CMOS level\n• For 74HCT4017: TTL level\n\n• Complies with JEDEC standard no. 7 A\n• ESD protection:• HBM JESD22-A114E exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40°C;

Nexperia

安世