Hex buffer/line driver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT368 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: bus driver • ICC category: MSI

文件：47.59 Kbytes 页数：7 Pages

PHI

飞利浦

HEX BUFFER / LINE DRIVER 3-STATE INVERTING

GENERAL DESCRIPTION The 74HC/HCT368 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: bus driver • ICC category: MSI

文件：174.86 Kbytes 页数：4 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

Hex buffer/line driver; 3-state; inverting

1. General description The 74HC368; 74HCT368 is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes enable the use of current limiting resistors t

文件：244.12 Kbytes 页数：13 Pages

NEXPERIA

安世

Hex buffer/line driver; 3-state; inverting

1. General description The 74HC368; 74HCT368 is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes enable the use of current limiting resistors t

文件：244.12 Kbytes 页数：13 Pages

NEXPERIA

安世

Hex buffer/line driver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT368 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: bus driver • ICC category: MSI

文件：47.59 Kbytes 页数：7 Pages

PHI

飞利浦

Hex buffer/line driver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT368 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: bus driver • ICC category: MSI

文件：47.59 Kbytes 页数：7 Pages

PHI

飞利浦

Hex buffer/line driver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT368 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: bus driver • ICC category: MSI

文件：47.59 Kbytes 页数：7 Pages

PHI

飞利浦

Hex buffer/line driver; 3-state; inverting

1. General description The 74HC368; 74HCT368 is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes enable the use of current limiting resistors t

文件：244.12 Kbytes 页数：13 Pages

NEXPERIA

安世

Hex buffer/line driver; 3-state; inverting

The 74HC368; 74HCT368 is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes enable the use of current limiting resistors to interface inputs to voltag • Input levels:• For 74HC368: CMOS level\n• For 74HCT368: TTL level\n\n• Inverting 3-state outputs\n• Complies with JEDEC standard no. 7 A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• Specified from -40 °C to +85 °C and -40 °C;

Nexperia

安世

74HC368DB - Hex buffer/line driver; 3-state; inverting

Hex buffer/line driver; 3-state; inverting - The 74HC368; 74HCT368 is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes enable the use of current lim ·Input levels:·For 74HC368: CMOS level\n·For 74HCT368: TTL level;

Nexperia

安世