丝印：pK；Package：SOT1115；Low-power dual Schmitt trigger inverter

1. General description The 74AUP2G14 is a dual inverter with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuit

文件：291.91 Kbytes 页数：20 Pages

NEXPERIA

安世

Low-power dual Schmitt trigger inverter

The 74AUP2G14 provides two inverting buffers with Schmitt trigger action which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.\n This device ensures a very low static and dynamic power consumption acro • Wide supply voltage range from 0.8 V to 3.6 V\n• High noise immunity\n• ESD protection:• HBM JESD22-A114F Class 3A exceeds 5000 V\n• MM JESD22-A115-A exceeds 200 V\n• CDM JESD22-C101E exceeds 1000 V\n\n• Low static power consumption; ICC = 0.9 μA (maximum)\n• Latch-up performance exceeds 100 mA pe;

Nexperia

安世

Package：6-XFDFN；包装：卷带（TR） 类别：集成电路（IC） 门和反相器 描述：IC INVERT SCHMITT 2CH 2-IN 6XSON

Nexperia USA Inc.

Low-power dual Schmitt trigger inverter

1. General description The 74AUP2G14 is a dual inverter with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuit

文件：291.91 Kbytes 页数：20 Pages

NEXPERIA

安世

Low-power dual Schmitt trigger inverter

1. General description The 74AUP2G14 is a dual inverter with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuit

文件：291.91 Kbytes 页数：20 Pages

NEXPERIA

安世