16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

General Description The ACT16240 contains sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorte

文件：81.34 Kbytes 页数：7 Pages

FAIRCHILD

仙童半导体

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPIC E (Enhan

文件：259.41 Kbytes 页数：10 Pages

TI

德州仪器

16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

文件：83.41 Kbytes 页数：6 Pages

FAIRCHILD

仙童半导体

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

文件：107.53 Kbytes 页数：6 Pages

TI

德州仪器

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

文件：514.74 Kbytes 页数：12 Pages

TI

德州仪器

具有 TTL 兼容型 CMOS 输入和三态输出的 16 通道 4.5V 至 5.5V 反相器

The SN54ACT16240 and 74ACT16240 are 16-bit buffers or line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The devices can be used as four 4-bit buffers, two 8-bit buffers, or one • Members of the Texas Instruments WidebusTM Family\n• 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers\n• Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise\n• 500-mA Typical Latch-Up Immunity at 125°C\n• Package Options Include Plastic 300-mil Shrink S;

TI

德州仪器

16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

ONSEMI

安森美半导体

丝印：ACT16240；Package：SSOP；16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPIC E (Enhan

文件：259.41 Kbytes 页数：10 Pages

TI

德州仪器

丝印：ACT16240；Package：SSOP；16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPIC E (Enhan

文件：259.41 Kbytes 页数：10 Pages

TI

德州仪器

丝印：ACT16240；Package：SSOP；16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Members of the Texas Instruments WidebusE Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPIC E (Enhan

文件：259.41 Kbytes 页数：10 Pages

TI

德州仪器