288M-BIT Low Latency DRAM Common I/O

Features • SRAM-type interface • Double-data-rate architecture • PLL circuitry • Cycle time: 2.5 ns @ tRC = 20 ns 3.3 ns @ tRC = 20 ns • Non-multiplexed addresses • Multiplexing option is available. • Data mask for WRITE commands • Differential input clocks (CK and CK#) • Differential in

文件：862.5 Kbytes 页数：50 Pages

RENESAS

瑞萨

288M-BIT Low Laten cy DRAM Common I/O

Features • SRAM-type interface • Double-data-rate architecture • PLL circuitry • Cycle time: 1.875 ns @ tRC = 15 ns 2.5 ns @ tRC = 15 ns 2.5 ns @ tRC = 20 ns 3.3 ns @ tRC = 20 ns • Non-multiplexed addresses • Multiplexing option is available. • Data mask for WRITE commands • Differentia

文件：1.10465 Mbytes 页数：53 Pages

RENESAS

瑞萨

BGA

RENESAS/瑞萨

上传：深圳市中飞凌科技有限公司

SOT563

RENESAS

瑞萨

上传：深圳市正纳电子有限公司

HTSSOT16

RENESAS

瑞萨

上传：深圳市正纳电子有限公司