Single Positive Edge-triggered D-type Flip Flop

Description The RD74LVC1G79 has D-type flip flop in a 5-pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption exten

文件：2.056449 Mbytes 页数：9 Pages

RENESAS

瑞萨

2-input Exclusive OR Gate

Description The RD74LVC1G86 has two–input Exclusive OR gate in a 5-pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up as

文件：2.06163 Mbytes 页数：8 Pages

RENESAS

瑞萨

2-input Exclusive OR Gate

Description The RD74LVC1G86 has two–input Exclusive OR gate in a 5-pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • The basic gate function is lined up as

文件：2.06163 Mbytes 页数：8 Pages

RENESAS

瑞萨

Configurable Multiple–Function Gate

Description The RD74LVC1G97 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non– Invert Buffer, Data Selector. Low voltage and high-speed operation

文件：2.05331 Mbytes 页数：12 Pages

RENESAS

瑞萨

Configurable Multiple–Function Gate

Description The RD74LVC1G97 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non– Invert Buffer, Data Selector. Low voltage and high-speed operation

文件：2.05331 Mbytes 页数：12 Pages

RENESAS

瑞萨

Configurable Multiple-Function Gate

Description The RD74LVC1G98 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non–Inverted Buffer, Data Selector. Low voltage and high-speed operation i

文件：2.13047 Mbytes 页数：10 Pages

RENESAS

瑞萨

Configurable Multiple-Function Gate

Description The RD74LVC1G98 has configurable multiple–function gate in a 6-pin package. The Output state is determined by eight patterns of 3–bit input. The user can choose the logic functions AND, NAND, OR, NOR, INVERTER, Non–Inverted Buffer, Data Selector. Low voltage and high-speed operation i

文件：2.13047 Mbytes 页数：10 Pages

RENESAS

瑞萨

Octal D-type Transparent Latches with 3-state Outputs

Description The RD74LVC573B has eight D type latches with three state outputs in a 20-pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high ag

文件：106.53 Kbytes 页数：12 Pages

RENESAS

瑞萨

Octal D-type Transparent Latches with 3-state Outputs

Description The RD74LVC573B has eight D type latches with three state outputs in a 20-pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high ag

文件：106.53 Kbytes 页数：12 Pages

RENESAS

瑞萨

Octal D-type Transparent Latches with 3-state Outputs

Description The RD74LVC573B has eight D type latches with three state outputs in a 20-pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high ag

文件：106.53 Kbytes 页数：12 Pages

RENESAS

瑞萨