VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

VersaClock 7 Programmable Jitter Attenuator Family

Features ▪ 169fs RMS typical phase jitter ▪ PCIe® Gen6 Common Clock (CC) 27fs RMS ▪ Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC) ▪ Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz ▪ 1kHz to 650MHz LVDS/LP-HCSL outputs

文件：1.99475 Mbytes 页数：65 Pages

RENESAS

瑞萨

SINGLE-PHASE SILICON BRIDGE RECTIFIER

文件：40.26 Kbytes 页数：1 Pages

CHONGQING

平伟实业