N74F374D

Octal transparent latch 3-State

DESCRIPTION The74F373isanoctaltransparentlatchcoupledtoeight3-Stateoutputdevices.Thetwosectionsofthedevicearecontrolledindependentlybyenable(E)andoutputenable(OE)controlgates. ThedataontheDinputsistransferredtothelatchoutputswhentheenable(E)inputis

N74F374D

Latch/flip-flop

FEATURES •8-bittransparentlatch—74F373 •8-bitpositiveedgetriggeredregister—74F374 •3-Stateoutputsglitchfreeduringpower-upandpower-down •Common3-Stateoutputregister •Independentregisterand3-Statebufferoperation •SSOPTypeIIPackage DESCRIPTION The74F373isa

N74F374D

Octal D flip-flop (3-State);

The 74F374 is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by clock (CP) and output enable (OE) control gates.\n The register is fully edge triggered. The state of the D input, one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop’s Q output.\n The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.\n The active-LOW output enable (OE) controls all eight 3-State buffers independent of the register operation. When OE is LOW, the data in the register appears at the outputs. When OE is HIGH, the outputs are in high impedance “off” state, which means they will neither drive nor load the bus.\n

N74F374DB

Latch/flip-flop

FEATURES •8-bittransparentlatch—74F373 •8-bitpositiveedgetriggeredregister—74F374 •3-Stateoutputsglitchfreeduringpower-upandpower-down •Common3-Stateoutputregister •Independentregisterand3-Statebufferoperation •SSOPTypeIIPackage DESCRIPTION The74F373isa

N74F374D,623

IC FF D-TYPE SNGL 8BIT 20SO;

N74F374DB,112

IC FF D-TYPE SNGL 8BIT 20SSOP;