36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光

36Mb QDR?줚I SRAM 2-WORD BURST

4 MEG x 8, 4 MEG x 9, 2 MEG x 18, 1 MEG x 36 1.8V VDD, HSTL, QDRIIb2 SRAM GENERAL DESCRIPTION The Micron® QDR™II (Quad Data Rate™) synchronous, pipelined burst SRAM employs high-speed, low power CMOS designs using an advanced 6T CMOS process. The QDR architecture consists of two separat

文件：519.429 Kbytes 页数：27 Pages

MICRON

美光