3.3 V 1:11 LVCMOS Zero Delay Clock Generator

The MPC93R52 is a 3.3V compatible, 1:11 PLL based clock generator targeted for high performance clock tree applications. With output frequencies up to 240MHz and output skews lower than 200ps, the device meets the needs of most demanding clock applications. Features • Configurable 11 Outputs

文件：336.49 Kbytes 页数：14 Pages

RENESAS

瑞萨

LOW VOLTAGE 3.3V LVCMOS 1:11 CLOCK GENERATOR

文件：156.58 Kbytes 页数：16 Pages

MOTOROLA

摩托罗拉

1:11 LVCMOS Zero Delay Buffer

The MPC93R52 is a 3.3 V compatible, 1:11 PLL based clock generator targeted for high performance clock tree applications. With output frequencies up to 240 MHz and output skews lower than 200 ps, the device meets the needs of most demanding clock applications. Configurable 11 outputs LVCMOS PLL clock generator\nFully integrated PLL\nWide range of output clock frequency of 16.67 MHz to 240 MHz\nMultiplication of the input reference clock frequency by 3, 2, 1, 3 ÷ 2, 2 ÷ 3,\n1 ÷ 3, and 1 ÷ 2\n3.3 V LVCMOS compatible\nMaximum output skew of 200 ps\nSupports ;

Renesas

瑞萨

IC CLK GEN ZD 1:11 32-LQFP

Renesas

瑞萨

IC CLK GEN ZD 1:11 32-LQFP

Renesas

瑞萨

Package：32-LQFP；包装：管件 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC CLK GEN ZD 1:11 32-LQFP

RENESAS

瑞萨

Package：32-LQFP；包装：管件 类别：集成电路（IC） 时钟发生器，PLL，频率合成器 描述：IC CLK GEN ZD 1:11 32-LQFP

RENESAS

瑞萨