Noninverting Buffer / CMOS Logic Level Shifter

Buffer The MC74VHC1G50 / MC74VHC1GT50 is an advanced high speed CMOS buffer in tiny footprint packages. The MC74VHC1G50 has CMOS level input thresholds while the MC74VHC1GT50 has TTL level input thresholds. The input structures provide protection when voltages up to 5.5 V are applied, regardless

文件：84.5 Kbytes 页数：8 Pages

ONSEMI

安森美半导体

Buffer

The MC74VHC1G50 / MC74VHC1GT50 is an advanced high speed CMOS buffer in tiny footprint packages. The MC74VHC1G50 has CMOS level input thresholds while the MC74VHC1GT50 has TTL level input thresholds. The input structures provide protection when voltages up to 5.5 V are applied, regardless of

文件：176.62 Kbytes 页数：15 Pages

ONSEMI

安森美半导体

Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs

Noninverting Buffer / CMOS Logic Level Shifter with LSTTL–Compatible Inputs The MC74VHC1GT50 is a single gate noninverting buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

文件：205.97 Kbytes 页数：4 Pages

LRC

乐山无线电

Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs

The MC74VHC1GT50 is a single gate noninverting buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffer output

文件：575.25 Kbytes 页数：4 Pages

ETL

亚历电子

Buffer

文件：203.81 Kbytes 页数：14 Pages

ONSEMI

安森美半导体

Noninverting Buffer / CMOS Logic Level Shifter TTL?묬ompatible Inputs

文件：77.81 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

Noninverting Buffer CMOS Logic Level Shifter

文件：83.42 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

Noninverting Buffer / CMOS Logic Level Shifter

文件：128.08 Kbytes 页数：6 Pages

ONSEMI

安森美半导体

单非逆向缓冲器，TTL 电平

The MC74VHC1GT50 is a single gate noninverting buffer fabricated with silicon gate CMOS technology. It achieves high speed operation while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable • High Speed: tPD = 3.5ns (Typ) at VCC = 5V\n• Low Power Dissipation: ICC = 1µA (Max) at TA = 25°C\n• Low threshold Inputs, TTL compatible if Vcc= 5 V: VIL = 0.8V; VIH = 2.0V\n• CMOS-Compatible Outputs: VOH > 0.8VCC ; VOL CC @Load\n• Power Down Protection Provided on Inputs and Outputs\n• Balanced P;

ONSEMI

安森美半导体

Noninverting Buffer / CMOS Logic Level Shifter with LSTTL-Compatible Inputs

LRC

乐山无线电